Hardware-Software Co-Design: Not Just a Cliché

Adrian Sampson

James Bornholt Luis Ceze






free lunch



exponential single-threaded performance scaling!






multicore era



we'll scale the number of cores instead

The multicore transition was a **stopgap**, not a panacea.

free lunch multicore era who knows?



Language

Architecture

Circuits

Language

hardware-software abstraction boundary

parallelism

data movement Architecture

Circuits

guard bands energy costs

Language

parallelism

data movement guard bands

energy costs

Architecture

Circuits

lessons learned from Approximate Computing

New Opportunities

for hardware-software co-design

lessons learned from Approximate Computing

New Opportunities


for hardware-software co-design


Language


new abstractions for incorrectness

Architecture

Circuits







Language

probabilistic guarantees auto

auto-tuning

new abstractions for incorrectness

flaky lossy cache functional units compression

debuggers

type systems


Architecture

Circuits

neural acceleration

drowsy SRAMs

The von Neumann curse




other crud
we don't care about
and can't fix


Hardware design costs sanity & well-being




Thierry Moreau, FPGA design champion


approximate cache







[Esmaeilzadeh, Sampson, Ceze, Burger; ASPLOS 2012]




[Esmaeilzadeh, Sampson, Ceze, Burger; ASPLOS 2012]

lessons learned from Approximate Computing

New Opportunities for hardware–software co-design





A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services

Andrew Putnam Adrian M. Caulfield Eric S. Chung Derek Chiou¹
Kypros Constantinides² John Demme³ Hadi Esmaeilzadeh⁴ Jeremy Fowers
Gopi Prashanth Gopal Jan Gray Michael Haselman Scott Hauck⁵ Stephen Heil
Amir Hormati⁶ Joo-Young Kim Sitaram Lanka James Larus⁷ Eric Peterson
Simon Pope Aaron Smith Jason Thong Phillip Yi Xiao Doug Burger

Microsoft

Abstract

Datacenter workloads demand high computational capabilities, flexibility, power efficiency, and low cost. It is challenging to improve all of these factors simultaneously. To advance datacenter capabilities beyond what commodity server designs can provide, we have designed and built a composable, reconfigurable fabric to accelerate portions of large-scale software services. Each instantiation of the fabric consists of a 6x8 2-D torus of high-end Stratix V FPGAs embedded into a half-rack of 48 machines. One FPGA is placed into each server, accessible through PCIe, and wired directly to other FPGAs with pairs of 10 Gb SAS cables.

In this paper, we describe a medium-scale deployment of this fabric on a bed of 1,632 servers, and measure its efficacy in accelerating the Bing web search engine. We describe the requirements and architecture of the system, detail the desirable to reduce management issues and to provide a consistent platform that applications can rely on. Second, datacenter services evolve extremely rapidly, making non-programmable hardware features impractical. Thus, datacenter providers are faced with a conundrum: they need continued improvements in performance and efficiency, but cannot obtain those improvements from general-purpose systems.

Reconfigurable chips, such as Field Programmable Gate Arrays (FPGAs), offer the potential for flexible acceleration of many workloads. However, as of this writing, FPGAs have not been widely deployed as compute accelerators in either datacenter infrastructure or in client devices. One challenge traditionally associated with FPGAs is the need to fit the accelerated function into the available reconfigurable area. One could virtualize the FPGA by reconfiguring it at run-time to support more functions than could fit into a single device.

A Reconfigurable Papric for Accelerating Large-Scale Datas Inter Services

Andrew Putnam Adrian M. Caulfield Eric S. Chung Derek Chiou¹
Kypros Constantinides² John Demme³ Hadi Esmaeilzadeh⁴ Jeremy Fowers
Gopi Prashanth Gopal Jan Gray Michael Haselman Scott Hauck⁵ Stephen Heil
Amir Hormati⁶ Joo-Young Kim Sitaram Lanka James Larus⁷ Eric Peterson
Simon Pope Aaron Smith Jason Thong Phillip Yi Xiao Doug Burger

23 authors!

Microsoft


Abstract

Datacenter workloads demand high computational capabilities, flexibility, power efficiency, and low cost. It is challenging to improve all of these factors simultaneously. To advance datacenter capabilities beyond what commodity server designs can provide, we have designed and built a composable, reconfigurable fabric to accelerate portions of large-scale software services. Each instantiation of the fabric consists of a 6x8 2-D torus of high-end Stratix V FPGAs embedded into a half-rack of 48 machines. One FPGA is placed into each server, accessible through PCIe, and wired directly to other FPGAs with pairs of 10 Gb SAS cables.


In this paper, we describe a medium-scale deployment of this fabric on a bed of 1,632 servers, and measure its efficacy in accelerating the Bing web search engine. We describe the requirements and architecture of the system, detail the tent platform that applications can rely on. Second, datacenter services evolve extremely rapidly, making non-programmable hardware features impractical. Thus, datacenter providers are faced with a conundrum: they need continued improvements in performance and efficiency, but cannot obtain those improvements from general-purpose systems.

Reconfigurable chips, such as Field Programmable Gate Arrays (FPGAs), offer the potential for flexible acceleration of many workloads. However, as of this writing, FPGAs have not been widely deployed as compute accelerators in either datacenter infrastructure or in client devices. One challenge traditionally associated with FPGAs is the need to fit the accelerated function into the available reconfigurable area. One could virtualize the FPGA by reconfiguring it at run-time to support more functions than could fit into a single device.

Trust, but formally verify




Trust, but formally verify



checking that software doesn't do anything crazy

Trust, but formally verify




Hardware beyond core computation



power supply

& battery



new memory technologies

mobile display & backlight

free lunch multicore era

the era of language co-design?



