

Lecture 5: Memory and Concurrent Access

Based on material from Chapter 5, Specifying Systems by Leslie Lamport

Today's plan

- Review TLA+
- Specify a memory interface
- Specify linearizable memory
- Implement a linearizable cache on top of linearizable memory
- Review refinement

TLA+ review

Definition: *State*

- A *state* is an assignment of values to (*all*) variables
- TLA+ notation: $[var_1 = value_1, var_2 = value_2, \dots]$

Definition: *Behavior*

- A *behavior* is a sequence of states
- Notation: $state_1 \rightarrow state_2 \rightarrow state_3 \rightarrow \dots$
- Example: $[hr = 11] \rightarrow [hr = 12] \rightarrow [hr = 1]$

Definition: *Step*

- A *step* consists of two consecutive states in a behavior
- aka *transition*
- Notation: $state_1 \rightarrow state_2$
- Example: $[hr = 3] \rightarrow [hr = 4]$

Definition: *Specification*

- A *specification* is a set of all possible behaviors
- Consists of at least two parts
 1. Set of all possible *initial states*
 2. A “*next-state*” relation that describes the ways a state may change in a step
 - i.e., the set of all possible pairs of states
- May also contain a liveness condition and some theorems

Set of Initial States

- Example: $\text{HCini} \triangleq hr \in \{1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12\}$
- A set of states can often be succinctly described by a predicate
 - Example: $\text{HCini} \triangleq hr \in \mathbb{N} \wedge 1 \leq hr \wedge hr \leq 12$

Definition: *Action*

- An *action* is a predicate over a pair of states in a step
- Example: $\text{HCnxt} \triangleq hr' = hr \% 12 + 1$
- hr' is the value of hr in the new state; hr is the value in the old state

Definition: *Stuttering steps*

- A stuttering step keeps (certain) state variable unchanged
- Example:

$$[hr' = hr \% 12 + 1]_{hr} \triangleq (hr' = hr \% 12 + 1) \vee (hr' = hr)$$

Definition: *State Function/Predicate*

- A *state function* is a first-order logic expression
- A *state predicate* is a Boolean state function

Definition: *Temporal Formula*

- A *temporal formula* F assigns a Boolean value to a behavior σ
- $\sigma \models F$ means that F holds over σ
- If P is a state predicate, then $\sigma \models P$ means that P holds over the first state in σ
- If A is an action, then $\sigma \models A$ means that A holds over the first two states in σ
- If A is an action, then $\sigma \models [A]_v$ means that the first step in σ is an A step or a stuttering step with respect to v

□ Always

- $\sigma \models \Box F$ means that F holds over every suffix of σ
- More formally
 - Let σ^{+n} be σ with the first n states removed
 - Then $\sigma \models \Box F \triangleq \forall n \in \mathbb{N}: \sigma^{+n} \models F$

Example specification: hardware clock

Module HourClock

- VARIABLE hr
- $HCini \triangleq hr \in \{1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12\}$
- $HCnxt \triangleq hr' = hr \bmod 12 + 1$
- $HC \triangleq HCini \wedge \square[HCnxt]_{hr}$

Definition: *Theorem*

- A *theorem* is a temporal formula that holds over every behavior of the specification
- Example: $HC \Rightarrow \Box hr \in \{1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12\}$
 - That is, $HC \Rightarrow \Box HCini$

Definition: *Invariant*

- If S is a specification and I is a predicate and $S \Rightarrow \Box I$ is a theorem then we call I an *invariant* of S .

Modeling Shared Memory

(naïve) attempt: function [Address \mapsto Value]


- CONSTANTS Adr, Val
- VARIABLE mem
- TypeInvariant $\triangleq mem \in [Adr \rightarrow Val]$
- Read(a) $\triangleq mem[a]$
- Write(a, v) $\triangleq mem' = [mem \text{ EXCEPT } ! [a] = v]$

(naïve) attempt 1: function [Address \mapsto Value]

- CONSTANTS Adr, Val
- VARIABLE mem
- TypeInvariant $\triangleq mem \in [Adr \rightarrow Val]$
- Read(a) $\triangleq mem[a]$
- Write(a, v) $\triangleq mem' = [mem \text{ EXCEPT } ! [a] = v]$

*Ignores how processes interact with memory
 Ignores memory coherence properties*

A Memory System



An abstract memory interface

VARIABLE *memInt*

CONSTANTS *Send*($-, -, -, -$), A *Send*($p, d, memInt, memInt'$) step represents processor p sending value d to the memory.

Reply($-, -, -, -$), A *Reply*($p, d, memInt, memInt'$) step represents the memory sending value d to processor p .

InitMemInt, The set of possible initial values of *memInt*.

Proc, The set of processor identifiers.

Adr, The set of memory addresses.

Val The set of memory values.

ASSUME $\forall p, d, miOld, miNew : \wedge Send(p, d, miOld, miNew) \in \text{BOOLEAN}$
 $\wedge Reply(p, d, miOld, miNew) \in \text{BOOLEAN}$

MODULE *MemoryInterface*

VARIABLE *memInt*

CONSTANTS *Send*($-, -, -, -$), A *Send*($p, d, memInt, memInt'$) step represents processor p sending value d to the memory.

Reply($-, -, -, -$), A *Reply*($p, d, memInt, memInt'$) step represents the memory sending value d to processor p .

InitMemInt, The set of possible initial values of *memInt*.

Proc, The set of processor identifiers.

Adr, The set of memory addresses.

Val The set of memory values.

parameters

ASSUME $\forall p, d, miOld, miNew : \wedge Send(p, d, miOld, miNew) \in \text{BOOLEAN}$
 $\wedge Reply(p, d, miOld, miNew) \in \text{BOOLEAN}$

VARIABLE *memInt*

CONSTANTS *Send*($-, -, -, -$), A *Send*($p, d, memInt, memInt'$) step represents processor p sending value d to the memory.

Reply($-, -, -, -$), A *Reply*($p, d, memInt, memInt'$) step represents the memory sending value d to processor p .

InitMemInt, The set of possible initial values of *memInt*.

Proc, The set of processor identifiers.

Adr, The set of memory addresses.


Val The set of memory values.

ASSUME $\forall p, d, miOld, miNew : \wedge Send(p, d, miOld, miNew) \in \text{BOOLEAN}$
 $\wedge Reply(p, d, miOld, miNew) \in \text{BOOLEAN}$

MReq $\triangleq [op : \{\text{"Rd"}\}, adr : Adr] \cup [op : \{\text{"Wr"}\}, adr : Adr, val : Val]$

The set of all requests; a read specifies an address, a write specifies an address and a value.

A Memory System



VARIABLE *memInt*

CONSTANTS *Send*($-, -, -, -$), A *Send*($p, d, memInt, memInt'$) step represents processor p sending value d to the memory.

Reply($-, -, -, -$), A *Reply*($p, d, memInt, memInt'$) step represents the memory sending value d to processor p .

InitMemInt, The set of possible initial values of *memInt*.

Proc, The set of processor identifiers.

Adr, The set of memory addresses.

Val The set of memory values.

ASSUME $\forall p, d, miOld, miNew : \wedge Send(p, d, miOld, miNew) \in \text{BOOLEAN}$
 $\wedge Reply(p, d, miOld, miNew) \in \text{BOOLEAN}$


MReq \triangleq [$op : \{ \text{“Rd”} \}, adr : Adr$] \cup [$op : \{ \text{“Wr”} \}, adr : Adr, val : Val$]

The set of all requests; a read specifies an address, a write specifies an address and a value.

NoVal \triangleq CHOOSE $v : v \notin Val$ An arbitrary value not in *Val*.

A Linearizable Memory System

Linearizability [Herlihy & Wing 1990]



Linearization Step

EXTENDS *MemoryInterface*VARIABLES *mem, ctl, buf**IInit* \triangleq The initial predicate
$$\begin{aligned} &\wedge mem \in [Adr \rightarrow Val] \\ &\wedge ctl = [p \in Proc \mapsto \text{“rdy”}] \\ &\wedge buf = [p \in Proc \mapsto NoVal] \\ &\wedge memInt \in InitMemInt \end{aligned}$$

Initially, memory locations have any values in *Val*, each processor is ready to issue requests, each *buf*[*p*] is arbitrarily initialized to *NoVal*, and *memInt* is any element of *InitMemInt*.

TypeInvariant \triangleq The type-correctness invariant.
$$\begin{aligned} &\wedge mem \in [Adr \rightarrow Val] \\ &\wedge ctl \in [Proc \rightarrow \{\text{“rdy”}, \text{“busy”}, \text{“done”}\}] \\ &\wedge buf \in [Proc \rightarrow MReq \cup Val \cup \{NoVal\}] \end{aligned}$$

mem is a function from *Adr* to *Val*.
ctl[*p*] equals “rdy”, “busy”, or “done”.
buf[*p*] is a request or a response.

Behaviors

$req \equiv [op \mapsto "Wr", adr \mapsto a, val \mapsto v]$

$$\left[\begin{array}{l} ctl[p] = "rdy" \\ buf[p] = \dots \\ mem[a] = \dots \end{array} \right] \xrightarrow{Req(p)} \left[\begin{array}{l} ctl[p] = "busy" \\ buf[p] = req \\ mem[a] = \dots \end{array} \right] \xrightarrow{Do(p)} \left[\begin{array}{l} ctl[p] = "done" \\ buf[p] = NoVal \\ mem[a] = v \end{array} \right] \xrightarrow{Rsp(p)} \left[\begin{array}{l} ctl[p] = "rdy" \\ buf[p] = NoVal \\ mem[a] = v \end{array} \right]$$

$req \equiv [op \mapsto "Rd", adr \mapsto a]$

$$\left[\begin{array}{l} ctl[p] = "rdy" \\ buf[p] = \dots \\ mem[a] = \dots \end{array} \right] \xrightarrow{Req(p)} \left[\begin{array}{l} ctl[p] = "busy" \\ buf[p] = req \\ mem[a] = v \end{array} \right] \xrightarrow{Do(p)} \left[\begin{array}{l} ctl[p] = "done" \\ buf[p] = v \\ mem[a] = \dots \end{array} \right] \xrightarrow{Rsp(p)} \left[\begin{array}{l} ctl[p] = "rdy" \\ buf[p] = v \\ mem[a] = \dots \end{array} \right]$$

$Req(p) \triangleq$ Processor p issues a request.

$\wedge ctl[p] = \text{"rdy"}$ Enabled iff p is ready to issue a request.

$\wedge \exists req \in MReq :$ For some request req :

$\wedge Send(p, req, memInt, memInt')$ Send req on the interface.

$\wedge buf' = [buf \text{ EXCEPT } ![p] = req]$ Set $buf[p]$ to the request.

$\wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"busy"}]$ Set $ctl[p]$ to "busy".

$\wedge \text{UNCHANGED } mem$

$$\begin{bmatrix} ctl[p] \\ buf[p] \\ mem[a] \end{bmatrix} = \begin{bmatrix} \text{"rdy"} \\ \dots \\ \dots \end{bmatrix} \xrightarrow{Req(p)} \begin{bmatrix} ctl[p] \\ buf[p] \\ mem[a] \end{bmatrix} = \begin{bmatrix} \text{"busy"} \\ req \\ \dots \end{bmatrix} \xrightarrow{Do(p)}$$

$Do(p) \triangleq$ Perform p 's request to memory.

$\wedge ctl[p] = \text{"busy"}$ Enabled iff p 's request is pending.

$\wedge mem' = \text{IF } buf[p].op = \text{"Wr"}$

THEN $[mem \text{ EXCEPT}$

$![buf[p].adr] = buf[p].val]$

Write to memory on a
"Wr" request.

ELSE mem Leave mem unchanged on a "Rd" request.

$\wedge buf' = [buf \text{ EXCEPT}$

$![p] = \text{IF } buf[p].op = \text{"Wr"}$

THEN $NoVal$

ELSE $mem[buf[p].adr]$

Set $buf[p]$ to the response:

$NoVal$ for a write;

the memory value for a read.

$\wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"done"}]$

Set $ctl[p]$ to "done".

$\wedge \text{UNCHANGED } memInt$

$$\left[\begin{array}{l} ctl[p] \\ buf[p] \\ mem[a] \end{array} \right] = \left[\begin{array}{l} \text{"busy"} \\ req \\ \dots \end{array} \right] \xrightarrow{Do(p)} \left[\begin{array}{l} ctl[p] \\ buf[p] \\ mem[a] \end{array} \right] = \left[\begin{array}{l} \text{"done"} \\ NoVal \\ v \end{array} \right] \xrightarrow{Rsp(p)}$$

$Rsp(p) \triangleq$ Return the response to p 's request.

$\wedge ctl[p] = \text{"done"}$

$\wedge Reply(p, buf[p], memInt, memInt')$

$\wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"rdy"}]$

$\wedge \text{UNCHANGED } \langle mem, buf \rangle$

Enabled iff req. is done but resp. not sent.

Send the response on the interface.

Set $ctl[p]$ to "rdy".

$$\left[\begin{array}{l} ctl[p] = \text{"done"} \\ buf[p] = NoVal \\ mem[a] = v \end{array} \right] \xrightarrow{Rsp(p)} \left[\begin{array}{l} ctl[p] = \text{"rdy"} \\ buf[p] = NoVal \\ mem[a] = v \end{array} \right]$$

EXTENDS *MemoryInterface*VARIABLES *mem, ctl, buf* $IInit \triangleq$ The initial predicate $\wedge mem \in [Adr \rightarrow Val]$ $\wedge ctl = [p \in Proc \mapsto \text{“rdy”}]$ $\wedge buf = [p \in Proc \mapsto NoVal]$ $\wedge memInt \in InitMemInt$ Initially, memory locations have any values in *Val*, each processor is ready to issue requests, each *buf*[*p*] is arbitrarily initialized to *NoVal*, and *memInt* is any element of *InitMemInt*. $INext \triangleq \exists p \in Proc : Req(p) \vee Do(p) \vee Rsp(p)$ The next-state action. $ISpec \triangleq IInit \wedge \square[INext]_{\langle memInt, mem, ctl, buf \rangle}$ The specification.THEOREM $ISpec \Rightarrow \square TypeInvariant$

MODULE *Memory*

EXTENDS *MemoryInterface*


Inner(mem, ctl, buf) \triangleq INSTANCE *InternalMemory*

Spec \triangleq $\exists mem, ctl, buf : Inner(mem, ctl, buf)!ISpec$

Note, this is a “specification” describing behaviors of linearizable memory more than an “implementation” (mapping onto physical hardware). Of course, both can be described by TLA+ formulas.

Implementing a Write-Through Cache

Implements the linearizable memory interface (on top of another)



MODULE *WriteThroughCache*

EXTENDS *Naturals, Sequences, MemoryInterface*

VARIABLES *wmem, ctl, buf, cache, memQ*

CONSTANT *QLen*

ASSUME $(QLen \in Nat) \wedge (QLen > 0)$

$M \triangleq$ INSTANCE *InternalMemory* WITH $mem \leftarrow wmem$

mem renamed for clarity

Init \triangleq The initial predicate

$\wedge M!Init$ *wmem, buf, and ctl* are initialized as in the internal memory spec.

$\wedge cache =$ All caches are initially empty ($cache[p][a] = NoVal$ for all p, a).

$[p \in Proc \mapsto [a \in Adr \mapsto NoVal]]$

$\wedge memQ = \langle \rangle$ The queue *memQ* is initially empty.

TypeInvariant \triangleq The type invariant.

$\wedge wmem \in [Adr \rightarrow Val]$

$\wedge ctl \in [Proc \rightarrow \{“rdy”, “busy”, “waiting”, “done”\}]$

$\wedge buf \in [Proc \rightarrow MReq \cup Val \cup \{NoVal\}]$

$\wedge cache \in [Proc \rightarrow [Adr \rightarrow Val \cup \{NoVal\}]]$

$\wedge memQ \in Seq(Proc \times MReq)$ *memQ* is a sequence of $\langle proc., request \rangle$ pairs.

New *ctl* state “waiting” added

Note

In TLA+

- Sequences and tuples are functions $[[1 \dots] \rightarrow \text{values}]$
- Recall: records are functions $[\text{String} \rightarrow \text{values}]$

MODULE *WriteThroughCache*

EXTENDS *Naturals, Sequences, MemoryInterface*

VARIABLES *wmem, ctl, buf, cache, memQ*

CONSTANT *QLen*

ASSUME $(QLen \in Nat) \wedge (QLen > 0)$

$M \triangleq$ INSTANCE *InternalMemory* WITH $mem \leftarrow wmem$

mem renamed for clarity

Init \triangleq The initial predicate

$\wedge M!Init$ *wmem, buf, and ctl* are initialized as in the internal memory spec.

$\wedge cache =$ All caches are initially empty ($cache[p][a] = NoVal$ for all p, a).

$[p \in Proc \mapsto [a \in Adr \mapsto NoVal]]$

$\wedge memQ = \langle \rangle$ The queue *memQ* is initially empty.

TypeInvariant \triangleq The type invariant.

$\wedge wmem \in [Adr \rightarrow Val]$

$\wedge ctl \in [Proc \rightarrow \{“rdy”, “busy”, “waiting”, “done”\}]$

$\wedge buf \in [Proc \rightarrow MReq \cup Val \cup \{NoVal\}]$

$\wedge cache \in [Proc \rightarrow [Adr \rightarrow Val \cup \{NoVal\}]]$

$\wedge memQ \in Seq(Proc \times MReq)$ *memQ* is a sequence of $\langle proc., request \rangle$ pairs.

New *ctl* state “waiting” added

Cache Coherence

Coherence \triangleq Asserts that if two processors' caches both have copies of an address, then those copies have equal values.

$\forall p, q \in Proc, a \in Adr :$

$(NoVal \notin \{cache[p][a], cache[q][a]\}) \Rightarrow (cache[p][a] = cache[q][a])$

External Interface is the same

$Req(p) \triangleq$ Processor p issues a request.

$M!Req(p) \wedge \text{UNCHANGED} \langle cache, memQ \rangle$

$Rsp(p) \triangleq$ The system issues a response to processor p .

$M!Rsp(p) \wedge \text{UNCHANGED} \langle cache, memQ \rangle$

$$\left[\begin{array}{l} ctl[p] = "rdy" \\ buf[p] = \dots \\ \dots \end{array} \right] \xrightarrow{Req(p)} ????????? \xrightarrow{Rsp(p)} \left[\begin{array}{l} ctl[p] = "rdy" \\ buf[p] = \dots \\ \dots \end{array} \right]$$

$DoWr(p) \triangleq$ Write to p 's cache, update other caches, and enqueue memory update.

LET $r \triangleq buf[p]$ Processor p 's request.

IN $\wedge (ctl[p] = \text{"busy"}) \wedge (r.op = \text{"Wr"})$ Enabled if write request pending
 $\wedge Len(memQ) < QLen$ and $memQ$ is not full.

$\wedge cache' =$ Update p 's cache and any other cache that has a copy.

[$q \in Proc \mapsto$ IF $(p = q) \vee (cache[q][r.adr] \neq NoVal)$
THEN $[cache[q] \text{ EXCEPT } ![r.adr] = r.val]$
ELSE $cache[q]$

$\wedge memQ' = Append(memQ, \langle p, r \rangle)$

Enqueue write at tail of $memQ$.

$\wedge buf' = [buf \text{ EXCEPT } ![p] = NoVal]$

Generate response.

$\wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"done"}]$

Set ctl to indicate request is done.

$\wedge \text{UNCHANGED } \langle memInt, wmem \rangle$

$MemQWr \triangleq$ Perform write at head of $memQ$ to memory.

LET $r \triangleq Head(memQ)[2]$ The request at the head of $memQ$.

IN $\wedge (memQ \neq \langle \rangle) \wedge (r.op = \text{“Wr”})$ Enabled if $Head(memQ)$ a write.

$\wedge wmem' =$ Perform the write to memory.

$[wmem \text{ EXCEPT } ![r.adr] = r.val]$

$\wedge memQ' = Tail(memQ)$ Remove the write from $memQ$.

$\wedge \text{UNCHANGED } \langle memInt, buf, ctl, cache \rangle$

$RdMiss(p) \triangleq$ Enqueue a request to write value from memory to p 's cache.

$\wedge (ctl[p] = \text{"busy"}) \wedge (buf[p].op = \text{"Rd"})$

$\wedge cache[p][buf[p].adr] = NoVal$

$\wedge Len(memQ) < QLen$

$\wedge memQ' = Append(memQ, \langle p, buf[p] \rangle)$

$\wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"waiting"}]$

$\wedge \text{UNCHANGED } \langle memInt, wmem, buf, cache \rangle$

Enabled on a read request when the address is not in p 's cache and $memQ$ is not full.

Append $\langle p, request \rangle$ to $memQ$.

Set $ctl[p]$ to "waiting".

$DoRd(p) \triangleq$ Perform a read by p of a value in its cache.

$\wedge ctl[p] \in \{ \text{"busy"}, \text{"waiting"} \}$

$\wedge buf[p].op = \text{"Rd"}$

$\wedge cache[p][buf[p].adr] \neq NoVal$

$\wedge buf' = [buf \text{ EXCEPT } ![p] = cache[p][buf[p].adr]]$

$\wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"done"}]$

$\wedge \text{UNCHANGED } \langle memInt, wmem, cache, memQ \rangle$

Enabled if a read request is pending and address is in cache.

Get result from cache.

Set $ctl[p]$ to "done".

$wmem \triangleq$ The value $wmem$ will have after all the writes in $memQ$ are performed.

LET $f[i \in 0 .. Len(memQ)] \triangleq$ The value $wmem$ will have after the first i writes in $memQ$ are performed.

IF $i = 0$ THEN $wmem$

ELSE IF $memQ[i][2].op = \text{“Rd”}$

THEN $f[i - 1]$

ELSE $[f[i - 1] \text{ EXCEPT } ![memQ[i][2].adr] = memQ[i][2].val]$

IN $f[Len(memQ)]$

$MemQRd \triangleq$ Perform an enqueued read to memory.

LET $p \triangleq Head(memQ)[1]$ The requesting processor.

$r \triangleq Head(memQ)[2]$ The request at the head of $memQ$.

IN $\wedge (memQ \neq \langle \rangle) \wedge (r.op = \text{“Rd”})$ Enabled if $Head(memQ)$ is a read.

$\wedge memQ' = Tail(memQ)$ Remove the head of $memQ$.

$\wedge cache' =$ Put value from memory or $memQ$ in p 's cache.

$[cache \text{ EXCEPT } ![p][r.adr] = wmem[r.adr]]$

$\wedge \text{UNCHANGED } \langle memInt, wmem, buf, ctl \rangle$

Completing the spec

$Evict(p, a) \triangleq$ Remove address a from p 's cache.

$\wedge (ctl[p] = \text{"waiting"}) \Rightarrow (buf[p].adr \neq a)$

$\wedge cache' = [cache \text{ EXCEPT } ![p][a] = NoVal]$

$\wedge \text{UNCHANGED } \langle memInt, wmem, buf, ctl, memQ \rangle$

Can't evict a if it was just read into cache from memory.

$Next \triangleq \vee \exists p \in Proc : \vee Req(p) \vee Rsp(p)$

$\vee RdMiss(p) \vee DoRd(p) \vee DoWr(p)$

$\vee \exists a \in Adr : Evict(p, a)$

$\vee MemQWr \vee MemQRd$

$Spec \triangleq Init \wedge \square[Next]_{\langle memInt, wmem, buf, ctl, cache, memQ \rangle}$

Theorems

THEOREM $Spec \Rightarrow \square TypeInvariant$

THEOREM $Spec \Rightarrow \square Coherence$

} More like lemmas

$LM \triangleq \text{INSTANCE } Memory$

THEOREM $Spec \Rightarrow LM!Spec$

Inductive Invariants

THEOREM $TypeInvariant \wedge Next \Rightarrow TypeInvariant'$

TypeInvariant is an invariant of the next-state action

Thus, if *TypeInvariant* holds over initial states, by induction it holds over all states

Coherence is not an inductive invariant

- Consider a state in which:

- $cache[p1][a] = 1$
- $\forall \langle q, b \rangle: cache[q][b] = NoVal$
- $wmem[a] = 2$
- $memQ = \langle \langle p2, [op \mapsto "Rd", adr \mapsto a] \rangle \rangle$

} Coherence satisfied

- Now take the *MemQRd* step:

- $cache[p1][a] = 1$
- $cache[p2][a] = 2$

} Coherence violated

Need to prove an inductive invariant that implies Coherence

Suggestions?

A proposed stronger invariant

- Recall that function *vmem* represents current state of memory
- Inductive Invariant:
$$\forall p \in Proc, a \in Adr: (cache[p][a] = NoVal) \vee (cache[p][a] = vmem[a])$$
- Implies *Coherence*

Proving $Spec \Rightarrow LM!Spec$

By definition of $LM!Spec$, we need to prove

THEOREM $Spec \Rightarrow \exists mem, ctl, buf : LM!Inner(mem, ctl, buf)!ISpec$

Which means we have to find “*witnesses*” for mem, ctl and buf : this is called a *refinement mapping*

Any guesses?

Proving $Spec \Rightarrow LM!Spec$

By definition of $LM!Spec$, we need to prove

THEOREM $Spec \Rightarrow \exists mem, ctl, buf : LM!Inner(mem, ctl, buf)!ISpec$

Which means we have to find “*witnesses*” for mem, ctl and buf : this is called a *refinement mapping*:

$$omem \triangleq vmem$$

$$octl \triangleq [p \in Proc \mapsto \text{IF } ctl[p] = \text{“waiting”} \text{ THEN “busy” ELSE } ctl[p]]$$

$$obuf \triangleq buf$$

EXTENDS *MemoryInterface*VARIABLES *mem, ctl, buf* $IInit \triangleq$ The initial predicate $\wedge mem \in [Adr \rightarrow Val]$ $\wedge ctl = [p \in Proc \mapsto \text{“rdy”}]$ $\wedge buf = [p \in Proc \mapsto NoVal]$ $\wedge memInt \in InitMemInt$ Initially, memory locations have any values in *Val*, each processor is ready to issue requests, each *buf*[*p*] is arbitrarily initialized to *NoVal*, and *memInt* is any element of *InitMemInt*. $INext \triangleq \exists p \in Proc : Req(p) \vee Do(p) \vee Rsp(p)$ The next-state action. $ISpec \triangleq IInit \wedge \square[INext]_{\langle memInt, mem, ctl, buf \rangle}$ The specification.THEOREM $ISpec \Rightarrow \square TypeInvariant$

Proving refinement

- If F is a formula of module *InternalMemory* (the high-level spec), let
 - $\overline{F} \equiv LM! Inner(omem, octl, obuf)$
 - That is: F with $omem$, $octl$, and $obuf$ substituted for mem , ctl , and buf
- Then we need to prove that $Spec \Rightarrow \overline{ISpec}$
- Replacing definitions, we need to prove:

$$\begin{aligned} & Init \wedge \square[Next]_{\langle memInt, wmem, buf, ctl, cache, memQ \rangle} \\ & \Rightarrow \overline{IInit} \wedge \square[\overline{INext}]_{\langle memInt, \overline{mem}, \overline{ctl}, \overline{buf} \rangle} \end{aligned}$$

- Find an invariant Inv :
 - $\wedge Init \Rightarrow \overline{IInit}$
 - $\wedge Inv \wedge Next \Rightarrow \vee \overline{INext}$
 - $\vee UNCHANGED \langle memInt, \overline{mem}, \overline{ctl}, \overline{buf} \rangle$
- step simulation {

Show every step of *WriteThroughCache* is a step of *InternalMemory* or a stuttering step of *InternalMemory*

About memory

- Real memory is not linearizable
 - Linearizability is not strong enough for modern processors that submit multiple requests to memory
 - If a processor submits a write and, before completion, a read to the same address, linearizability would allow the second operation to be ordered before the first
 - Linearizability is too strong for concurrent processing
 - If p1 submits operation o1 and p2 submits operation o2 and o1 completes before o2, we do not need to require that o1 is ordered before o2 (use locks if you need that)
- Sequential Consistency is more realistic and easier to implement
 - Serializability: result of execution same as some total order of operations
 - Local ordering: operations of a process ordered in submission order
- See Figure 11.7 in *Specifying Systems*

Final words

- We use TLA+ to *model* a system. You get to choose a level of abstraction. Choose it too high and you won't reveal problems. Choose it too low and you get stuck in the weeds.
- Choosing the level of abstraction involves choosing what constitutes (atomic) steps: *grain of atomicity*
- Also involves how accurately to model the state (data structures). Consider where you are trying to reveal problems.