Exact Analysis of the Cache Behavior of Nested Loops

Siddhartha Chatterjee[†]

Erin Parker †

Philip J. Hanlon[‡]

Alvin R. Lebeck

ABSTRACT

We use Presburger arithmetic to exactly model the behavior of loop nests executing in a memory hierarchy. Our formulas can be simplified efficiently to count various kinds of cache misses and to determine the state of the cache at the end of the loop nest. Our model is powerful enough to handle imperfect loop nests and various flavors of non-linear array layouts based on bit interleaving of array indices. We also indicate how to handle the modest levels of associativity found in current data caches, and how to perform a certain amount of symbolic analysis of cache behavior. The complexity of the formulas relates to the static structure of the loop nest rather than to its dynamic trip count, allowing our model to gain efficiency in counting cache misses by exploiting repetitive patterns of cache behavior. Validation against cache simulation confirms the exactness of our formulation. Our method can serve as the basis for a static performance predictor to guide program and data transformations to improve performance.

1. INTRODUCTION

The growing gap between processor cycle time and main memory access time makes efficient use of the memory hierarchy ever more important for performance-oriented programs. Many compu-

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

Copyright 2000 ACM 0-89791-88-6/97/05 ..\$5.00

tations running on modern machines are often limited by the response of the memory system rather than by the speed of the processor. Caches are an architectural mechanism designed to bridge this speed gap, by satisfying the majority of memory accesses with low latency and at close to processor speed. However, programs must exhibit good locality of reference in their memory access sequences in order to realize the performance benefit of caches.

Optimizing compilers attempt to speed up programs by performing semantics-preserving code transformations. Loop transformations such as iteration space tiling [48] are a major source of performance benefits. They restructure loop iterations in ways that make the memory reference sequence more cache-friendly. The theory of loop transformations is well-developed in terms of deciding the legality of a proposed transformation and generating code for the transformed loop. However, models of the expected performance gains of performing a given loop transformation are less well-developed [35, 13, 38, 47, 29, 40, 41]. Where such models exist, they are often heuristic or approximate. For example, tiling requires the choice of tile sizes, and the performance of a loop nest is typically a non-smooth function of the extents of the loop bounds, the tile sizes, and the cache parameters [13, 29, 7]. The model we develop in this paper can be used to quantitatively determine the number of cache misses of a proposed transformation without explicit simulation. Ultimately, such a model could be used to guide the choice of parameters in such program transformations.

A method for improving sequential program performance that has been investigated in recent years is that of transforming the memory layout of its data structures. Such data layout transformations can vary in complexity; examples include transposition and stride reordering [26], array merging [30], intra- and interarray padding [40, 41], data copying [29], and non-linear array layouts [8]. Once again, proper choice of parameter values is of paramount importance in getting good performance out of such transformations, but the models guiding this optimization are often inexact. For instance, Rivera and Tseng [40, 41] use heuristics to determine inter-array pad. However, there is empirical evidence that almost every choice of pad can be catastrophically bad for a program as simple as matrix transposition [10]. Better models are clearly needed to guide such optimizations. Our work in this paper is a step in this direction.

An aggressive form of data optimization is the use of certain families of *non-linear array layouts* that are based on interleaving the bits in the binary expansion of the row and column indices of arrays. Previous studies have demonstrated performance gains as well as robustness of performance resulting from the use of such layouts [8, 9]. Yet it is difficult to ascertain, short of expensive simulations, the memory behavior of a program given a particular data layout. This paper works towards building an analytical model

^{*}This work was supported in part by DARPA Grant DABT63-98-1-0001, NSF Grants EIA-97-26370 and CDA-95-12356, NSF Career Award MIP-97-02547, The University of North Carolina at Chapel Hill, Duke University, and an equipment donation through Intel Corporation's Technology for Education 2000 Program. Erin Parker is supported by a Lawrence Livermore Computer Science Graduate Fellowship. The views and conclusions contained herein are those of the authors and should not be interpreted as representing the official policies or endorsements, either expressed or implied, of DARPA or the U.S. Government.

[†]Department of Computer Science, The University of North Carolina, Chapel Hill, NC 27599-3175. Email: {sc,parker}@cs.unc.edu

Department of Mathematics, University of Michigan, Ann Arbor, MI 48109. Email: hanlon@math.lsa.umich.edu

[§] Department of Computer Science, Duke University, Durham, NC 27708. Email: alvy@cs.duke.edu

of cache behavior for such layouts that can provide insight into the relationship between such data layouts and memory behavior.

Compared to the most sophisticated previous model of Ghosh *et al.* [20], our model offers the following advantages.

- Our model is exact. Ghosh et al. [20] use the abstraction
 of reuse vectors to simplify the analysis. Reuse vectors do
 not exist for all loop nests, and certainly do not exist in the
 presence of non-linear array layouts.
- Our model accurately determines the state of the cache at the end of executing a loop nest. This functionality is important for accurately counting compulsory misses [24], for rapidly leap-frogging up to a certain point in the computation, and for handling multiple loop nests.
- Our model handles *imperfect loop nests* in addition to perfect loop nests. We apply a transformation of Ahmed *et al.* [3, 2] to an imperfect loop nest, thereby converting it to a perfect loop nest with guards on statements. Ghosh *et al.* [20] consider only perfect loop nests.
- Our model handles a variety of array layout functions, from row- and column-major to non-linear. We will subsequently refer to row- and column-major layouts as canonical layouts [11]. The formulation for non-linear layouts is new, to the best of our knowledge.
- Our model naturally handles set-associative caches. While Ghosh et al. [19] can handle such caches, their solution method is equivalent to simulation in the worst case.
- Our model is capable of symbolic analysis. This is a direct consequence of our use of the Presburger formalism. For example, we can simplify a formula for the cross-interference between two arrays while keeping the difference of their starting addresses symbolic. The simplified formula can be rapidly evaluated for specific values of this variable.

Compared to explicit simulation, our formulas capture temporal patterns of cache behavior that may not be apparent in simulation. Moreover, an analytical cache model provides deeper insight into the behavior than what may be learned from simulation. We anticipate that such information will make it possible to guide the choice of data layouts that optimize cache behavior. We validate the results of all our formulas against simulation in Section 4, thereby confirming their exactness.

The remainder of this paper is structured as follows. Section 2 reviews background material for discussing our approach to the cache analysis problem: basics of cache memory (Section 2.1), the polyhedral model (Section 2.2), and Presburger formulas (Section 2.3). Section 3 constructs our model. Section 4 provides some preliminary results obtained using our cache analysis model. Section 5 discusses related work. Section 6 presents conclusions and future work.

2. BACKGROUND

This section provides background material and defines notation for the remainder of the paper.

2.1 Basics of memory hierarchies

We assume a simplified memory hierarchy that processes one memory access at a time, with no distinction between memory reads and writes. The structure of a single level of a memory hierarchy—a *cache*—is generally characterized by three parameters [24]: Associativity, **B**lock size, and **C**apacity. Capacity and block size are in units of the minimum memory access size (usually one byte). A cache can hold a maximum of C bytes. However, due to physical constraints, the cache is divided into *cache frames* of size B that contain B contiguous bytes of memory—called a *memory block*. The associativity A specifies the number of different frames in which a memory block can reside. If a block can reside in any frame (i.e., $A = \frac{C}{B}$), the cache is said to be *fully associative*; if A = 1, the cache is *direct-mapped*; otherwise, the cache is A-way set associative.

A cache set is the group of frames in which a memory block can reside, and the number of cache sets, S, is given by $S = \frac{C}{AB}$. The state of the cache represents the memory block(s) contained in each set of the cache at any point during a program's execution. Thus, in a direct-mapped cache where each set holds one frame, the cache state $\mathbb C$ maps set s to the address of the memory block contained there. $\mathbb C(s)$ is empty for an s to which no block has been mapped.

We assume a two-level memory hierarchy, consisting of an A-way set associative cache with block size of B bytes and total capacity of C bytes followed by main memory. We also assume that main memory is large enough to hold all the data referenced by the program. The function B converts a memory byte address into a memory block address (with $B(a) = \lfloor a/B \rfloor$). The function S converts a memory block address to the cache set to which it maps (thus, $S(b) = b \mod S$).

For an access to memory address m, the cache controller determines whether memory block $\mathcal{B}(m)$ is resident in any of the A cache frames in cache set $\mathcal{S}(\mathcal{B}(m))$. If the memory block is resident, a *cache hit* is said to occur, and the cache satisfies the access after its *access latency*. If the memory block is not resident, a *cache miss* is said to occur.

From an architectural standpoint, cache misses fall into one of three classes: *compulsory*, *capacity*, and *conflict* [24]. This classification is extremely useful for understanding the role of capacity and associativity in the performance of a cache. Our goal, however, is somewhat different: we wish to count cache misses for individual program fragments and their compositions. A different classification is therefore more appropriate for us.

We classify misses from a program fragment into the following two classes.

- Interior misses are those misses that are independent of the initial cache state when the fragment begins execution. In other words, given the code and the array layouts, such misses can be identified/enumerated/counted by analyzing the behavior of the fragment in isolation.
- Boundary misses are those misses that are dependent on the initial cache state when the fragment begins execution. The potential occurrence of such misses can be identified by analyzing the behavior of the fragment, but the actual occurrence of the miss can be determined only after considering the initial cache state.

Another equivalent view of this classification is that we can statically place each memory access in one of three categories: those that are guaranteed to hit, those that are guaranteed to miss, and those that could hit or miss depending on the initial cache state. It follows that, in order to compose program fragments, we also need to determine the state of the cache after executing a loop nest.

Our classification of cache misses is different from that of Ghosh *et al.* [20], who classify misses into *cold* and *replacement* misses. They consider loop nests in isolation, possibly predicting cold misses

for those accesses that actually hit when given the initial cache state. They also require knowledge of the most recent access of a memory block to resolve replacement misses. Such a requirement prevents their model from considering certain accesses for which a most recent access cannot be determined. As a consequence, our model can determine cache behavior for a larger class of memory accesses

2.2 The polyhedral model

Our model for analyzing cache behavior is based on the well-known polyhedral model [14]. The program fragment whose cache behavior we are trying to analyze is a nested normalized loop with d levels of nesting, numbered 0 through d-1 from outermost to innermost. We first consider perfect loop nests; we will extend the model to imperfect loop nests in Section 3.4. The lower and upper bounds of ι_j , the loop control variable (LCV) for loop j, are affine functions of the LCVs ι_0 through ι_{j-1} . The iteration space \mathcal{I} is the set of all valid combinations of LCV values that are within the bounds of the loop nest. The notation $\ell = [\ell_0, \dots, \ell_{d-1}]^T$ denotes a generic point in the iteration space \mathcal{I} . The iteration space possesses a total order \prec , which in the polyhedral model is the lexicographic ordering. The order specifies the temporal order in which the iteration points in the iteration space are executed.

which the iteration points in the iteration space are executed. The loop accesses elements of arrays $Y^{(0)}$ through $Y^{(m-1)}$. Array variable $Y^{(i)}$ has d_i dimensions, with n_j being the extent of the array in the $(j+1)^{\text{th}}$ dimension. The data index space \mathcal{D}_i corresponding to array $Y^{(i)}$ is the Cartesian product $[0, n_0 - 1] \times \cdots \times [0, n_{d_i-1} - 1]$.

The statements in the loop body make k references to array variables. The i^{th} reference R_i has three components: N_i , the name of the array referenced (so that $N_i = Y^{(j)}$ for $0 \leq j < m$); F_i , the index expression of the reference, which identifies the coordinates of the array element accessed by this reference at iteration point ℓ ; and S_h , the statement that contains reference R_i . To include statement S_h in the definition of reference R_i may seem excessive at this point, but it will be useful in Section 3.4 when we consider imperfect loop nests. The index expression F_i is constrained to be an affine function of ℓ in each of its components. Thus, F_i is a function from the iteration space $\mathcal I$ to the data index space $\mathcal D_{N_i}$.

Borrowing terminology from Ghosh *et al.* [20], we call a static instance of a memory read or write a *reference*, and a dynamic instance of that read or write an *access*. A reference and an iteration point uniquely define an access. The total order \prec on iterations almost induces a similar total order on accesses; however, two accesses in the same iteration need to be ordered as well. We compose the total order \prec on the iteration space and the order among references of an iteration to define a total order "precedes" (written \lhd) among accesses. Thus, access (R_i, u) precedes access (R_j, v) iff $(u \prec v) \lor (u = v \land i < j)$.

Several quantities are associated with array $Y^{(i)}$: a layout function \mathcal{L}_i , which is a 1-1 map from \mathcal{D}_i into the memory address space \mathbb{Z}_0^+ ; μ_i , the starting byte address of the array; and β_i , the number of bytes per array element. Applying \mathcal{L}_i to an element of the array produces an offset, and multiplying the offset by β_i gives the byte offset from the starting address of the array in memory. Adding this offset to μ_i then gives the byte address of the element.

Putting all of this notation together, we have the objects of interest and their mathematical representations shown in Table 1.

Example 1 Consider the following loop nest for matrix multiplication, which we present in a stylized pseudo-code in an attempt to remain language-neutral.

```
do i = 0, n-1
```

Object	Mathematical Representation
An iteration point	ℓ
The ith array reference	$R_i = (Y^{(j)}, F_i, S_h)$
The access made by R_i at ℓ	(R_i,ℓ)
The array element accessed by R_i at ℓ	$e_i = Y^{(j)}[F_i(\ell)]$
The byte address of e_i	$m_i = \mu_j + \mathcal{L}_j(F_i(\ell)) \cdot \beta_j$
The block address of m_i	$b_i = \mathcal{B}(m_i)$
The cache set to which b_i maps	$s_i = \mathcal{S}(b_i)$

Table 1: Table of notation.

```
do j = 0, n-1
   do k = 0, n-1
S0: C[i,j] = C[i,j]+A[i,k]*B[k,j]
   end
end
end
```

This loop nest has depth d=3. The LCVs are $\iota_0=i, \iota_1=j,$ and $\iota_2=k$. The loop nest accesses three arrays: $Y^{(0)}=A,$ $Y^{(1)}=B,$ and $Y^{(2)}=C.$ Each array is two-dimensional, so that $\mathcal{D}_0=\mathcal{D}_1=\mathcal{D}_2=[0,n-1]\times[0,n-1].$ There are four array references: $R_0=A[i,k],$ $R_1=B[k,j],$ $R_2=C[i,j]$ (the read access), and $R_3=C[i,j]$ (the write access). The index expressions of the four references are $F_0=\begin{bmatrix}1&0&0\\0&0&1\end{bmatrix},$ $F_1=\begin{bmatrix}0&0&1\\0&1&0\end{bmatrix},$ and $F_2=F_3=\begin{bmatrix}1&0&0\\0&1&0\end{bmatrix}.$ All references are contained in statement S_0 .

2.3 Presburger arithmetic

Presburger arithmetic [25] is a subset of first order logic consisting of affine constraints on integer variables, which can be either constraints of equality or inequality. The constraints are linked by the logical operators \neg , \land and \lor , and the quantifiers \forall and \exists . We use Presburger formulas to define polytopes whose contents describe interesting events like cache misses.

Presburger arithmetic is decidable; however, a quantifier elimination decision procedure has a superexponential upper bound on performance. To be precise, the truth of a sentence of length n can be determined within $2^{2^{2^{p^n}}}$ time, for some constant p>1 [36]. We use the Omega library [28] to manipulate and simplify our Presburger formulas, and have found its methods reasonably efficient for our applications.

3. THE CACHE ANALYSIS MODEL

The problem of central interest to us is the following.

Given a cache configuration as in Section 2.1, a loop nest \mathbb{L} meeting the conditions of Section 2.2, the layout functions of the arrays accessed in \mathbb{L} , and an initial cache state \mathbb{C}_{in} :

- count the interior misses incurred by L;
- count the boundary misses incurred by L;
- find the cache state \mathbb{C}_{out} after execution of \mathbb{L} .

A simple strategy to accomplish all of these goals is through simulation of the code. This is precisely what cache simulators [23, 31, 42, 43] do. The main drawback of simulation is its slowness: it takes time proportional to the running time of the code, usually

with a significant multiplicative factor (10 - 100 is typical). In the matrix multiplication example of Example 1, this time is $\Theta(n^3)$. Our goal is to develop much faster algorithms, whose existence is suggested by the regularity of the array access patterns and the limited number of cache sets to which they map.

Section 3.1 provides the basic Presburger formulas necessary to describe the cache events in Section 3.2. Section 3.3 discusses how we count cache misses, given such Presburger formulas. Section 3.4 extends our model to analyze imperfect loop nests. Section 3.6 reviews array layouts based on bit interleaving, and provides the Presburger formulas to describe them. Finally, Section 3.5 shows how to extend our formula for interior misses to handle modest levels of associativity.

3.1 Describing cache structure using Presburger formulas

We now present the basic formulas used in Section 3.2 to describe cache events. The translations are mostly straightforward or well-known [39, 12].

3.1.1 Valid iteration point

The predicate $\ell \in \mathcal{I}$ describes the fact that iteration point $\ell = [\ell_0, \dots, \ell_{d-1}]$ belongs to the iteration space.

$$\ell \in \mathcal{I} \stackrel{\text{def}}{=} \bigwedge_{i=0}^{d-1} 0 \leqslant \ell_i < n_i \tag{1}$$

3.1.2 Lexicographical ordering of accesses

When considering all accesses that occur before access (R_v, m) , we include any access occurring at an iteration ℓ , such that $\ell \prec m$. To be complete, we must also include any access made at iteration m, by a reference that occurs before R_v . The predicate $(R_u, \ell) \lhd (R_v, m)$ describes the fact that the memory access made by reference R_i at iteration ℓ precedes the memory access made by R_j at m.

$$(R_{u}, \ell) \triangleleft (R_{v}, m) \stackrel{\text{def}}{=} \ell \in \mathcal{I} \land m \in \mathcal{I} \land$$

$$(\bigvee_{i=0}^{d-1} (\ell_{i} < m_{i} \land \bigwedge_{j=0}^{i-1} \ell_{j} = m_{j}) \lor$$

$$(\bigwedge_{j=0}^{d-1} \ell_{j} = m_{j} \land u < v)) \tag{2}$$

3.1.3 Mapping memory locations to cache sets

Let A= associativity, B= block size, C= capacity, and $S=\frac{C}{AB}=$ number of cache sets. Then memory location m maps to cache set $s=\lfloor \frac{m}{B} \rfloor \mod S$. This can be translated to the following Presburger formula, where the auxiliary variable w represents the "cache wraparound". Suppose that $Y^{(x)}$ is the array referencing memory location m, and let α_x be the number of elements in $Y^{(x)}$.

$$\operatorname{Map}(m, w, s) \stackrel{\text{def}}{=} 0 \leqslant s < S \land$$

$$B(wS + s) \leqslant m < B(wS + s) + B \land$$

$$\mu_x - B < B(wS + s) < \mu_x + \beta_x \alpha_x \tag{3}$$

The last clause in formula (3) bounds the possible values of w. The quantity B(wS+s) represents the address of the first byte in the block containing memory location m, which must be within the memory locations containing array $Y^{(x)}$. However, if the starting

address μ_x is not aligned on a memory block boundary, asserting that $\mu_x \leqslant B(wS+s)$ is wrong. As shown below, the address of the first byte in the memory block containing $Y^{(x)}$'s first element may actually be less than μ_x . Restricting w such that $\mu_x - B < B(wS+s)$ is correct whether the starting address μ_x is aligned on a block boundary or not.



3.1.4 Data layouts in memory

Row- and column-major layouts are easily expressed using Presburger formulas. Consider reference $R_u = (Y^{(x)}, F_u, S_h)$ and iteration point ℓ . Let $F_u(\ell) = [i_0, \dots, i_{d_x-1}]^T$.

$$(m = \text{Row-maj}(F_u(\ell), \mu_x)) \stackrel{\text{def}}{=} m \geqslant 0$$

$$\wedge m = \mu_x + \left(\sum_{j=0}^{d_x - 2} \left(\prod_{k=j}^{d_x - 1} n_k\right) i_j + i_{d_x - 1}\right) \beta_x \tag{4}$$

$$(m = \text{Col-maj}(F_u(\ell), \mu_x)) \stackrel{\text{def}}{=} m \geqslant 0$$

$$\wedge m = \mu_x + (i_0 + \sum_{j=1}^{d_x - 1} (\prod_{k=0}^{j-1} n_k) i_j) \beta_x$$
(5)

Section 3.6 discusses nonlinear data layouts.

3.2 Describing cache behavior using Presburger formulas

The various pieces described in Section 3.1 fit together to describe events in the cache. We now construct Presburger formulas for interior misses, boundary misses, and cache state, as defined in Section 2.1. We consider direct-mapped caches for now, and extend the formulation to set-associative caches in Section 3.5.

3.2.1 Interior misses

To identify a cache miss, Ghosh *et al.* [20] rely on the notion of a most recent access of a memory block, which they obtain through *reuse vectors*. This abstraction is valid when the array index expressions are uniformly generated in addition to being affine in the LCVs. We avoid this condition by dispensing with the notion of a most recent access in our formulas.

To determine if an access to a memory block b results in an interior miss, it is enough to know two things: that there is an earlier access to a different memory block mapping to the same cache set as b; and that there is no access to b between this earlier access and the current access to b. Let reference $R_u = (Y^{(x)}, F_u, S_p)$ at iteration point i access memory block b_u , and let reference $R_v = (Y^{(y)}, F_v, S_q)$ at iteration point j access memory block b_v . Suppose that access (R_v, j) precedes access (R_u, i) ; that $b_u \neq b_v$; but that both b_u and b_v map to the same cache set s. Then, access (R_u, i) suffers an interior miss if there does not exist a reference $R_w = (Y^{(z)}, F_w, S_r)$ at iteration k accessing memory block b_w , such that $(R_v, j) \lhd (R_w, k) \lhd (R_u, i)$ and $b_u = b_w$. The following formula expresses this condition.

$$((R_{u}, i) \in IntMiss(\mathbb{L})) \stackrel{\text{def}}{=} i \in \mathcal{I} \land$$

$$\exists d, s : Map(\mathcal{L}_{x}(F_{u}(i)), d, s) \land$$

$$\exists e, j, v : j \in \mathcal{I} \land (R_{v}, j) \lhd (R_{u}, i) \land$$

$$Map(\mathcal{L}_{y}(F_{v}(j)), e, s) \land$$

$$\neg (\exists k, w : k \in \mathcal{I} \land$$

$$(R_{v}, j) \lhd (R_{w}, k) \lhd (R_{u}, i) \land$$

$$Map(\mathcal{L}_{z}(F_{w}(k)), d, s)) \land d \neq e$$
(6)

Note that it is not necessary to have $Y^{(z)} = Y^{(x)}$ in order to have (R_u, i) and (R_w, k) access the same memory block. This flexibility accommodates the possibility of array aliasing.

3.2.2 Boundary misses

Recall that boundary misses are those that are dependent on the initial cache state. Therefore, we are interested only in those accesses that are the first to map to a cache set during the execution of the loop nest. For all other accesses, the cache set already contains a memory block accessed during the execution of the loop nest, and initial cache state is irrelevant. To determine an actual boundary miss for an access that is the first to map to the cache set, it simply remains to check if the memory block accessed is resident in the initial cache state of the set.

A reference $R_u = (Y^{(x)}, F_u, S_p)$ at iteration point i accesses memory block b_u . The access suffers a boundary miss if there does not exist an access (R_v, j) preceding (R_u, i) and accessing a memory block b_v mapping to the same cache set, and b_u is not in the initial cache state \mathbb{C}_{in} at set s. Note that, unlike in the formula for interior misses, there is no constraint $b_u \neq b_v$.

$$((R_{u}, i) \in \text{BoundMiss}(\mathbb{L}, \mathbb{C}_{in})) \stackrel{\text{def}}{=} i \in \mathcal{I} \land$$

$$\exists d, s : \text{Map}(\mathcal{L}_{x}(F_{u}(i)), d, s) \land$$

$$\neg (\exists e, j, v : (R_{v}, j) \lhd (R_{u}, i) \land$$

$$\text{Map}(\mathcal{L}_{y}(F_{v}(j)), e, s)) \land$$

$$\mathbb{C}_{in}(s) \neq \mathcal{B}(\mathcal{L}_{x}(F_{u}(i))) \tag{7}$$

3.2.3 Cache state

If the loop nest \mathbb{L} contains no memory access mapping to set s, the final cache state of set s, $\mathbb{C}_{out}(s)$, is the same as the initial cache state $\mathbb{C}_{in}(s)$. Otherwise, the final cache state of set s is the address of the memory block that is not subsequently replaced by an access to a block of memory mapping to the same cache set s.

$$(\mathbb{C}_{out} = \operatorname{State}(\mathbb{L}, \mathbb{C}_{in})) \stackrel{\text{def}}{=} \exists i, s : i \in \mathcal{I} \land (\exists d : \operatorname{Map}(\mathcal{L}_x(F_u(i)), d, s) \land \neg (\exists e, j, v : (R_u, i) \lhd (R_v, j) \land \operatorname{Map}(\mathcal{L}_y(F_v(j)), e, s)) \land \mathbb{C}_{out}(s) = \mathcal{B}(\mathcal{L}_x(F_u(i)))) \lor (\neg (\exists e : \operatorname{Map}(\mathcal{L}_x(F_u(i)), e, s)) \land \mathbb{C}_{out}(s) = \mathbb{C}_{in}(s))$$
(8)

3.3 Counting cache misses

We use the Omega Calculator [27, 28] to simplify the formulas above by manipulating integer tuple relations and sets. After simplification, we are left with formulas defining a union of polytopes (see Figure 5 for an example). The number of integer points in this union is the number of misses. We use PolyLib [32] to operate on such unions. We first convert the union into a disjoint union of polytopes, and then use Ehrhart polynomials to count the number of integer points [12] in each polytope.

3.4 Extension to imperfect loop nests

Extending our model to imperfect loop nests involves two steps.

- We use the transformations of Ahmed et al. [3, 2] to convert an imperfect loop nest into a perfect loop nest with guards on statements.
- 2. We extend the notion of a *valid iteration point* to that of a *valid access*.

For each statement of the loop nest, Ahmed *et al.* [3, 2] define a *statement iteration space* whose dimension is the number of loops that contain the statement. The *product space* for the loop nest is a linearly independent subspace of the the Cartesian product of all the statement iteration spaces. Affine *embedding functions* map a point in a statement iteration space to a point in the product space. When multiple statements map to the same iteration point in product space, they are executed in program order. In relation to the product space, embeddings represent guards on statements, mapping a statement from its place outside the innermost loop to a valid place inside the innermost loop. We emphasize that the guards are conceptual, and for analysis only. They do not result in run-time conditional tests in the generated code.

Figure 1(a) is an improved version of Example 1, in which the loop-invariant reference C[i,j] is hoisted out of the k-loop and stored in a scalar x that can be register-resident. In this imperfect loop nest, statements S0 and S2 occur outside of the innermost loop. Let iX denote the loop index variable i pertaining to statement SX. Then $i0 \times j0$ and $i2 \times j2$ are the statement iteration spaces of statements S0 and S2, respectively. The following embedding functions

$$F0(\left[\begin{array}{c}i0\\j0\end{array}\right])=\left[\begin{array}{c}i0\\j0\\0\end{array}\right],\quad F2(\left[\begin{array}{c}i2\\j2\end{array}\right])=\left[\begin{array}{c}i2\\j2\\n-1\end{array}\right],$$

map points in these statement iteration spaces to points in product space $[i,j,k]^T$. It is clear how the guards on statements S0 and S2 of Figure 1(b) accomplish this. Statement S1 is already in the innermost loop, and requires no guard on it.

The second part of the extension is to insure that our model can handle array references that are guarded in this manner. We accomplish this effect by extending our notion of a *valid iteration point* (Section 3.1) to that of a *valid access*.

Let $R_u = (Y^{(x)}, F_u, S_h)$ be the u^{th} reference with $0 \le u < k$. Let $G_h(i)$ be the *guard* of statement S_h in the product space version of the loop nest. We assume that the guards are expressible in Presburger arithmetic. For Figure 1(b), $G_0 = (i_2 = 0)$, $G_1 = \text{true}$, and $G_2 = (i_2 = n_2 - 1)$. Then $(R_u = (Y^{(x)}, F_u, S_h), i)$ is a *valid access* if i belongs to the iteration space, and $G_h(i)$ holds. The predicate $(R_u, i) \in \mathcal{I}$ represents this fact,

$$(R_u, i) \in \mathcal{I} \stackrel{\text{def}}{=} i \in \mathcal{I} \wedge (\bigvee_{j=0}^{k-1} u = j \wedge G_h(i))$$

With this extension, the formulas from Section 3.2 apply directly, with every occurrence of $i \in \mathcal{I}$ replaced by $(R_u, i) \in \mathcal{I}$.

3.5 Associativity

We handle associativity in a very natural way, assuming a Least Recently Used replacement policy. Looking at Section 3.2.1, we simply need to allow at least A distinct accesses preceding (R_u, i) to unique memory blocks, such that there is no access (R_w, k) accessing the same memory block as (R_u, i) and $(R_{v_0}, j_0) \triangleleft (R_w, k) \triangleleft$

```
do i = 0, n-1
                                                 do i = 0, n-1
      do j = 0, n-1
                                                    do j = 0, n-1
S0:
        x = C[i,j];
                                                      do k = 0, n-1
                                                        if (k == 0) x = C[i,j];
        do k = 0, n-1
                                             S0:
          x = x + A[i,k]*B[k,j];
                                                        x = x + A[i,k]*B[k,j];
S1:
                                             S1:
                                                        if (k == n-1) C[i,j] = x;
                                             S2:
S2:
        C[i,j] = x;
                                                      end
      end
                                                    end
    end
                                                  end
```

Figure 1: (a) An imperfect loop nest for matrix multiplication. (b) The product space version with guards.

 (R_u,i) (where (R_{v_0},j_0) is the earliest of at least A references to unique memory blocks). The following Presburger formula expresses interior misses for an A-way set-associative cache. This method will handle modest values of A, and the complexity of the formulas certainly increases with A. The Presburger formulas for cache state and boundary misses with associativity A are less trivial, and will require more consideration.

$$((R_{u}, i) \in \text{IntMiss}) \stackrel{\text{def}}{=} i \in \mathcal{I} \land$$

$$\exists d, s : \text{Map}(\mathcal{L}_{x}(F_{u}(i)), d, s) \land$$

$$\exists e_{0}, j_{0}, v_{0} : (R_{v_{0}}, j_{0}) \lhd (R_{u}, i) \land$$

$$\text{Map}(\mathcal{L}_{y_{0}}(F_{v_{0}}(j_{0})), e_{0}, s) \land$$

$$(\exists e_{1}, \dots, e_{A-1} :$$

$$\bigwedge_{a=1}^{A-1} (\exists j_{a}, v_{a} : (R_{v_{0}}, j_{0}) \lhd (R_{v_{a}}, j_{a}) \lhd (R_{u}, i) \land$$

$$\text{Map}(\mathcal{L}_{y_{a}}(F_{v_{a}}(j_{a})), e_{a}, s)) \land$$

$$d \neq e_{0} \neq \dots \neq e_{A-1}) \land$$

$$\neg(\exists k, w : (R_{v_{0}}, j_{0}) \lhd (R_{w}, k) \lhd (R_{u}, i) \land$$

$$\text{Map}(\mathcal{L}_{z}(F_{w}(k)), d, s)) \tag{9}$$

3.6 Array layouts based on bit interleaving

Previous work [15, 8, 9] suggests that non-linear data layouts provide better cache performance than canonical layout functions in some numerical codes. Such layout functions are described in terms of interleavings of the bits in the binary expansions of the array coordinates rather than as affine functions of the numerical values of these quantities. We describe such bit interleavings and provide formulations of these layouts in Presburger arithmetic.

In developing the model of alternative array layouts, we assume that $n_j = 2^{q_j}$ where $0 \leqslant j < d_x$ (given that d_x is the number of coordinates in an array $Y^{(x)}$). Therefore, the bit representation of an array index will have q_j bits, with the least significant bit (LSB) numbered 0 and the most significant bit (MSB) numbered $q_j - 1$. We identify the binary sequence $s_{q-1} \dots s_0$ with the nonnegative integer $s = \sum_{i=0}^{q_j-1} s_i 2^i$. We denote by B_{q_j} the set of all binary sequences of length q_j , and extend the above identification to identify B_{q_j} with the interval $[0, 2^{q_j} - 1]$.

We describe a family of nonlinear layout functions parameterized by a single parameter σ , as follows. An (q_0,\ldots,q_{d_x-1}) -interleaving, σ , is a sequence of length p (where $p=\sum_{i=0}^{d_x-1}q_i$) over the alphabet $\{0,\ldots,(d_x-1)\}$ containing q_i i's. It describes the order in which bits from the d_x array coordinates are interleaved to linearize the array in memory.

An array layout functions as a map from d_x array coordinates to a memory address. Therefore, given an (q_0, \ldots, q_{d_x-1}) -interleaving

 σ , define a map

$$\Theta: B_{q_0} \times \cdots \times B_{q_{d_n-1}} \to B_p$$

in the following way. If $x^{(i)} = x_{q_{i-1}}^{(i)} \dots x_1^{(i)} x_0^{(i)} \in B_{q_i} \forall i \in [0,d_x-1]$, then $\Theta(x^{(0)},\dots,x^{(d_x-1)})$ is the sequence obtained by replacing the jth u from the right with $x_j^{(u)}$. We extend this notation to consider Θ as a map from $[0,2^{q_0}-1]\times\dots\times[0,2^{q_{d_x-1}}-1]$ to $[0,2^p-1]$ by identifying non-negative integers and their binary expansions. We call Θ the $mixing\ function$ indexed by σ . Note that $\Theta(0,\dots,0)=0$ for any σ .

Example 2 Let $d_x = 2$, $n_0 = 16$ $(q_0 = 4)$, $n_1 = 16$ $(q_1 = 4)$, and $\sigma = 10110010$. Then

$$\Theta(12,5) = \Theta(1100,0101) = 10110001 = 177.$$

Example 3 Let $d_x = 3$, $n_0 = 8$ ($q_0 = 3$), $n_1 = 8$ ($q_1 = 3$), $n_2 = 4$ ($q_2 = 2$), and let $\sigma = 21102001$. Then

$$\Theta(3,7,1) = \Theta(011,111,001) = 01101011 = 107.$$

The idea behind translating such a data layout into a Presburger formula is to define the bit values of the binary expansion of the memory address using Presburger arithmetic. Consider again reference $R_u = (Y^{(x)}, F_u, S_h)$ and iteration point ℓ . For every n_j where $0 \leqslant j < d_x$, let $n_j = 2^{q_j}$. Then σ is an (q_0, \ldots, q_{d_x-1}) -interleaving. Then we can compute the following $d_x \times p$ matrix $\mathbb{Z}(\sigma)$. Letting $g = \sigma_f$, the f^{th} column of $\mathbb{Z}(\sigma)$ consists of 2^e in the g^{th} position, where σ_f is the e^{th} g from the right, and zeros in every other position. $\mathbb{Z}(\sigma)$ can be thought of as a transformation that when applied to the binary expansion of a memory address m, produces the coordinates of the array element at m.

Example 4 Given that $d_x = 3$, $n_0 = 8$ $(q_0 = 3)$, $n_1 = 8$ $(q_1 = 3)$, $n_2 = 4$ $(q_2 = 2)$, and $\sigma = 12102010$,

$$\mathbb{Z}(\sigma) = \left[\begin{array}{cccccccc} 0 & 0 & 0 & 4 & 0 & 2 & 0 & 1 \\ 4 & 0 & 2 & 0 & 0 & 0 & 1 & 0 \\ 0 & 2 & 0 & 0 & 1 & 0 & 0 & 0 \end{array} \right]$$

The following formula maps $F_u(\ell)$, μ_x , and $\mathbb{Z}(\sigma)$ to memory location m. Let $p = \sum_{j=0}^{d_x-1} q_j$, and let $M = [m_{p-1}, \cdots, m_0]^T$.

$$(m = \text{Interleave}(F_u(\ell), \mu_x, \mathbb{Z}(\sigma))) \stackrel{\text{def}}{=}$$

$$\exists m_{off}, m_{p-1}, \dots, m_0 :$$

$$0 \leqslant m_{p-1}, \dots, m_0 \leqslant 1 \land m \geqslant 0 \land$$

$$m = \mu_x + m_{off} \beta_x \land F_u(\ell) = \mathbb{Z}(\sigma) M \land$$

$$m_{off} = \sum_{k=0}^{p-1} m_k 2^k$$

$$(10)$$

Data layouts such as X-Morton and U-Morton [9] require an X-OR operation in addition to bit interleaving. (Note that this formalism applies only to $n \times n$ arrays.) The additional X-OR operation can also be expressed as a Presburger formula on the bit representation.

4. RESULTS

In this section, we present and interpret cache behavior as obtained by our method on four model problems, and validate them against cache miss counts produced by a (specially written) cache simulator. Unless otherwise specified, we use a direct-mapped cache with capacity 4096 bytes and block size of 32 bytes that is initially empty. We assume that all data arrays contain double-precision numbers (so that β is eight bytes), and that all arrays are linearized in column-major order. The total number of misses for each array match up exactly between our model and the simulator in all cases, but their partitioning differs. We explain the implications of this difference in Section 4.1.

Problem 1 We count boundary and interior misses for each array for the matrix multiplication kernel shown in Example 1, under four scenarios.

- Problem size n = 21, the leading dimension of each array is n, and the three arrays are adjacent to each other in memory address space (i.e., μ_A = 0, μ_B = βn², and μ_C = 2βn²). We show results for all six possible permutations of the loop orders, from both our approach and from explicit cache simulation. This is representative of a code where both the iteration space and the data arrays are tiled. Placing the arrays back-to-back causes a few memory blocks to be shared between arrays. Figure 2 plots the results. The jki loop order is seen to be substantially superior in terms of total misses.
- 2. Problem size n = 20, the leading dimension of each array is n, and the three arrays are adjacent to each other in memory address space. We show results for all six possible permutations of the loop orders, from both our approach and from explicit cache simulation. This scenario is similar to the previous one, but there is no sharing of memory blocks between arrays. Figure 3(a) shows the results. The number of misses is somewhat smaller, and the jki loop order wins again.
- 3. Problem size n=21, the leading dimension of each array is n, and the three arrays collide in cache space (i.e., $\mu_A=0$, $\mu_B=4096$, and $\mu_C=8192$). This represents a situation where the arrays do not use the cache effectively (only 111 of the 128 cache sets are occupied). We show results for all six possible permutations of the loop orders, from both our approach and from explicit cache simulation. Figure 3(b) tabulates the results. The number of misses rises dramatically, as expected; the jki loop order produces the fewest cache misses, but not by as large a margin.
- 4. Problem size n = 20, the leading dimension of each array is kn (for k ∈ {1,2,3}), and the three arrays are adjacent to each other in memory address space. This represents a situation where the iteration space is tiled but the data is not reorganized, resulting in the data tiles not being contiguous in memory space. We show only the ijk loop order. Figure 3(c) tabulates the results. The total number of misses for each array change with the leading dimension, although different arrays behave differently.

Problem 2 We count boundary and interior misses for each array for the following variation on the matrix multiplication kernel.

```
do i = 0, n-1
    do j = 0, n-1
        C[i,j] = 0
    end
end
do i = 0, n-1
    do j = 0, n-1
        do k = 0, n-1
        C[i,j] = C[i,j]+A[i,k]*B[k,j]
    end
end
end
```

The layout constraints are identical to those in Problem 1, scenario 1. This demonstrates how the model handles multiple loop nests

The miss counts are as follows.

		Α			В		C					
Loop	Bnd Int Tot		Bnd	Int	Tot	Bnd	Int	Tot				
1	0	0	0	0	0	0	111	0	111			
2	28	521	549	92	866	958	0	383	383			

The model correctly classifies all the misses in the first loop nest as boundary misses. The cache contains all of array C at the end of the first loop nest, so all of the misses of C in the second loop nest are interior misses. Figure 4 graphically represents cache state at the end of the computation.

Problem 3 We count boundary and interior misses for each array for the imperfect loop version of the matrix multiplication kernel of Figure 1 with n=21, with the leading dimension of each array being n. This demonstrates how the model handles imperfect loop nests. We show two scenarios.

The first scenario has the three arrays adjacent to each other in memory address space. The miss counts are as follows.

	A	В	C (read)	C (write)
Bnd	28	92	8	0
Int	521	866	383	0
Total	549	958	391	0
Cold	110	110	111	0
Repl	439	848	280	0

The significant observation is that none of the write references to C miss, even though there are many references to A and B between the read and the write reference to C[i,j]. The total number of misses is identical to that of Problem 1, scenario 1.

The second scenario has the arrays colliding in the cache. The miss counts are as follows.

	A	В	C (read)	C (write)
Bnd	20	90	1	0
Int	980	648	440	441
Total	1000	738	441	441
Cold	111	111	111	0
Repl	889	627	330	441

Now every read and write reference to C[i,j] misses. However, the total number of cache misses is significant smaller than the corresponding case in Problem 1, scenario 3, showing the benefit of allocating C[i,j] in a register.

Problem 4 We analyze the matrix-vector product example from Fricker *et al.* [16] to show the symbolic processing capabilities of our approach. The code is as follows.




Figure 2: Miss counts for Problem 1, scenario 1. (a) Our approach. (b) Cache simulation.

	Loop			A					В				Grand				
	order	Bnd	Int	Tot	Cold	Repl	Bnd	Int	Tot	Cold	Repl	Bnd	Int	Tot	Cold	Repl	Total
	ijk	25	405	430	100	330	85	661	746	100	646	18	298	316	100	216	1492
(a)	ikj	23	349	372	100	272	73	1533	1606	100	1506	32	1205	1237	100	1137	3215
(a)	jik	97	409	506	100	406	28	345	373	100	273	3	97	100	100	0	979
	jki	95	261	356	100	256	28	131	159	100	59	5	160	165	100	65	680
	kij	13	146	159	100	59	33	1276	1309	100	1209	82	1254	1336	100	1236	2804
	kji	16	220	236	100	136	31	352	383	100	283	81	404	485	100	385	1104

	Loop			A					В				Grand				
	order	Bnd	Int	Tot	Cold	Repl	Bnd	Int	Tot	Cold	Repl	Bnd	Int	Tot	Cold	Repl	Total
	ijk	21	964	985	111	874	90	1799	1889	111	1778	0	2393	2393	111	2282	5267
(b)	ikj	1	864	865	111	754	110	1846	1956	111	1845	0	2556	2556	111	2445	5377
(0)	jik	107	578	685	111	574	4	1900	1904	111	1793	0	2123	2123	111	2012	4712
	jki	111	558	669	111	558	0	1789	1789	111	1678	0	2232	2232	111	2121	4690
	kij	5	545	550	111	439	20	1866	1886	111	1775	86	2299	2385	111	2274	4821
	kji	6	577	583	111	472	5	1823	1828	111	1717	100	2229	2329	111	2218	4740

				Α					Grand								
	k	Bnd	Int	Tot	Cold	Repl	Bnd	Int	Tot	Cold	Repl	Bnd	Int	Tot	Cold	Repl	Total
(c)	1	25	405	430	100	330	85	661	746	100	646	18	298	316	100	216	1492
	2	40	305	345	100	245	71	1198	1269	100	1169	17	227	244	100	144	3350
	3	40	449	489	100	389	68	1119	1187	100	1087	20	311	331	100	231	5357

Figure 3: Miss counts from our approach (Bnd and Int) and from cache simulation (Cold and Repl). (a) Problem 1, scenario 2. (b) Problem 1, scenario 3. (c) Problem 1, scenario 4.




Figure 4: Cache state at end of loops in Problem 2. The shaded blocks are cache-resident. There are exactly 128 shaded memory blocks. Arrays A and B share a block, as do arrays B and C. The block with the heavy outline in each array maps to cache set 0.

```
do j1 = 0, N-1
  reg = Y[j1]
  do j2 = 0, N-1
     reg += A[j2, j1] * X[j2]
  end
  Y[j1] = reg
end
```

We focus on the interior misses on X due to interference from A, assuming that $\mu_A=0$ but that μ_X is symbolic. For compatibility with Fricker *et al.*, we use a direct-mapped cache of capacity 8192 bytes and block size of 32 bytes, and we choose N=100. The formula shown in Figure 5 is a pretty-printed version of formula (6) as simplified by the Omega Calculator. While the formula appears formidable, it should be kept in mind that it captures the miss patterns for all possible values of μ_X . In principle, the Ehrhart polynomial of the polytope union represented by this formula can be computed, enabling counting of the number of misses for a particular value of μ_X by evaluating this polynomial.

4.1 Interpretation of results

Two general observations on the results are worth mentioning. First, the model results are identical to the simulation results in all cases. This reinforces the exactness of the model, which is a major strength compared to previous models.

Second, the classification of cache misses into *boundary* and *interior* misses rather than *cold* and *replacement* misses is a significant departure from previous models. Boundary misses are, in a sense, a cache-centric analog of cold misses. Just as the number of cold misses of a program is no more than the number of memory blocks occupied by the data, the number of boundary misses is no more than the combined cache footprint of the data, which is itself bounded above by the number of cache sets. This can be verified by totalling the boundary or cold misses in any row of Figure 3(a) (where the totals are 128 and 300, respectively) or Figure 3(b) (where the totals are 111 and 333, respectively). In general, then, the number of boundary misses should be significantly smaller than the number of cold misses. Thus, our classification allows for more precise context-free identification of misses, leaving many fewer references to be resolved from cache state.

5. RELATED WORK

We organize related work by the way in which they handle cache behavior: compiler-centric, language-centric, architecture-centric, or trace-centric (including simulation).

Compiler-centric. The work of Ghosh *et al.* [20, 18, 19, 17] is most closely related to our framework for analytical cache modeling. They introduce additional constraints to make the problem tractable. We avoid these constraints.

Work by Ahmed *et al.* on tiling imperfect loop nests [3, 2] embeds the iteration space of each statement of a loop into a product space. We use this transformation in Section 3.4.

Caşcaval [6] estimates the number of cache misses using *stack distances*. His prediction is valid for a fully-associative cache with LRU replacement, and requires a probabilistic argument to transfer to a cache with smaller associativity. He assumes that each loop nest starts with a cold cache, sacrificing the accuracy gained from knowing the actual cache state at the start of the loop nest.

Our simplified formulas resemble LMADs [37] in several respects. Establishing a connection between them remains the subject of future work.

Language-centric. Alt *et al.* [4] apply *Abstract Interpretation* to cache behavior prediction. Because they predict the cache behavior for an entire program rather than a program fragment, their use of

a cache state is somewhat different from our model.

Prior empirical evidence [15, 8, 9] suggests that alternative array layout functions provide better cache behavior than canonical layout functions for many dense linear algebra codes. Previous work [21] has taken a combinatorial approach to modeling cache misses in the presence of such non-linear data layouts.

Architecture-centric. Lam, Rothberg, and Wolf [29] discuss the importance of cache optimizations for blocked algorithms, using matrix multiplication as an example. Their simulation-based analysis is exact, but their performance models are approximate.

Fricker *et al.* [16] develop a model for approximating cache interferences incurred while executing blocked matrix vector multiply in a specific cache. Their analysis is inexact in considering only cross-interferences and neglecting redundancies among array pairs.

McKinley and Temam [34] examine locality characteristics in the SPEC'95 and Perfect Benchmarks. Their discovery most pertinent to our work is that most misses are *internest capacity misses*.

Harper *et al.* [22] present an analytical model that focuses on set-associative caches. Their model approximates the cache missratio of a looping construct and allows imperfect loop nests to be considered. They do not attempt to analyze multiple loop nests.

Trace-centric. Prior research [1, 44] has investigated various analytic cache models by extracting parameters from the reference trace. Simulation techniques, such as cache profiling [33, 30], can provide insight on potential program transformations by classifying misses according the cause of the cache miss. All trace-centric approaches usually require full execution of the program.

Weikle *et al.* [45, 46] introduce the novel idea of viewing *caches as filters*. This framework is not limited to analyzing loop nests or other particular program constructs, but can handle any pattern of memory references. Brehob and Enbody [5] model locality using distances between memory references in a trace.

Wood *et al.* [49] explore the problem of resolving *unknown references* in simulation—first-time references to memory blocks that may miss or hit depending on the cache state at the beginning of the trace sample—and show that accurate estimation of their miss rate is necessary. We use cache state to resolve such unknown references, and then categorize them as boundary misses or hits.

6. CONCLUSIONS AND FUTURE WORK

This work initially began from the intuition that the CME formulation of Ghosh *et al.* was not fully exploiting all of the regularity inherent in the problem. The output of the Presburger formulas vividly illustrates this regularity, allowing us to employ general-purpose tools for counting misses.

While powerful mathematical results (such as the existence of the Ehrhart polynomial) are known for polytopes, the corresponding algorithms are complex and subject to geometric degeneracies. As a result, the software libraries are not very robust. Such degeneracies have prevented us, for example, from calculating the Ehrhart polynomial for the formula in Figure 5. Similar comments apply, with less severity, to the Presburger decision procedures. The robustness of both libraries needs to be improved substantially to realize the full potential of our approach.

While we have made some progress in handling associativity, symbolic constants, and non-linear array layouts, much remains to be done on all three fronts. Our current handling of associativity is incomplete and unscalable; in particular, it is not powerful enough to model TLB behavior. Our ability to handle symbolic constants derives from, and is therefore limited by, the corresponding capability in Omega. The constraints introduced in Section 3.6 to handle non-linear data layouts are essentially 0–1 integer programming constraints, which are likely to cause bad behavior in

```
\{[j_1, 0, s, d]: \exists (\alpha: 1 \leqslant j_1 \leqslant 99 \land 0 \leqslant s \leqslant 255 \land \alpha < d \land 32s + 8192d \leqslant \mu_X \land 800j_1 + 8192d \leqslant 792 + \mu_X + 8192\alpha \land 32s + 8192d \leqslant 32s + 8192d \leqslant 792 + 8192\alpha \land 32s + 819
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 \mu_X \leq 31 + 32s + 8192d \wedge s + 256\alpha < 25j_1)
                                       \cup \left\{ [j_1, j_2, s, d] : \exists (\alpha : 1 \leqslant j_1 \leqslant 99 \land 0 \leqslant s \leqslant 255 \land 1 \leqslant j_2 \land 925 + 100j_1 + j_2 \leqslant 1024d + 4s \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 10000 \right\}
                                                                                                                                                                                                                                                                                                                                                                                                                 \mu_X + 8j_2 \le 7 + 8192d + 32s \land 100j_1 + j_2 \le 99 + 4s + 1024\alpha \land s + 256\alpha < 25j_1
                                                                                                                                                                           \cup \{[j_1, j_2, s, d] : \exists (\alpha : 0 \leqslant j_1 \leqslant 99 \land 0 \leqslant s \leqslant 255 \land j_2 \leqslant 99 \land 25j_1 \leqslant s + 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 8192d + 32s \leqslant \mu_X + 8j_2 \land 256\alpha \land 256
                                                                                                                                                                                                                                                                                                                                                                                                          \mu_X + 8j_2 \leqslant 7 + 8192d + 32s \wedge 4s + 1024\alpha < 100j_1 + j_2 \wedge 256 + 25j_1 \leqslant 256d + s)
\cup \{[j_1, j_2, s, d] : \exists (\alpha : 0 \leqslant j_1 \leqslant 99 \land 0 \leqslant j_2 \leqslant 99 \land 0 \leqslant s \leqslant 255 \land 8192d + 32s \leqslant \mu_X + 8j_2 \land \mu_X + 8j_2 \leqslant 31 + 8192d + 32s \land 200 
                                                                                                                                                                                                                                                                                                             1021 + 100j_1 + j_2 \le 1024d + 4s \wedge 100j_1 + j_2 \le 3 + 4s + 1024\alpha \wedge 4s + 1024\alpha \le 100j_1 + j_2
                                                                                                                                                                                                                                                                                     \cup \{[j_1, 0, s, d] : \exists (\alpha : 1 \leq j_1 \leq 99 \land 0 \leq s \leq 255 \land 257 + s + 256d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1556d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 32s + 8192d \leq \mu_X \land 1566d \leq 25j_1 \land 1566d
                                                                                                                                                                                                                                                                                                                                                                                                              800j_1 + 8192d \leqslant 792 + \mu_X + 8192\alpha \land \mu_X \leqslant 31 + 32s + 8192d \land s + 256\alpha < 25j_1)
                                                                                                                        \mu_X + 8j_2 \le 7 + 8192d + 32s \wedge 100j_1 + j_2 \le 99 + 4s + 1024\alpha \wedge s + 256\alpha < 25j_1)
                                                                                                                                                                         \cup \{[j_1,j_2,s,d]: \exists (\alpha:0\leqslant j_1\leqslant 99 \land 0\leqslant s\leqslant 255 \land j_2\leqslant 99 \land 25j_1\leqslant s+256\alpha \land 8192d+32s\leqslant \mu_X+8j_2 \land g_1\}
                                                                                                                                                                                                                                                                                                               \mu_X + 8j_2 \le 7 + 8192d + 32s \wedge 4s + 1024\alpha < 100j_1 + j_2 \wedge 1025 + 1024d + 4s \le 100j_1 + j_2
1024 + 1024d + 4s \le 100j_1 + j_2 \land 100j_1 + j_2 \le 3 + 4s + 1024\alpha \land 4s + 1024\alpha \le 100j_1 + j_2
```

Figure 5: A formula describing interior misses on X due to interference from A in Problem 4. Each 4-tuple is of the form $[j_1, j_2, s, d]$, where (i_1, i_2) identifies the iteration at which the miss occurs, and (s, d) identifies the set and the cache wraparound of the reference.

[45]

the Presburger decision procedures.

In addition to compiler-related uses, our approach may also significantly speed up cache simulators by enabling them to rapidly leap-frog the computation over polyhedral loop nests that consume most of the running time. The development of such a mixed-mode cache simulator remains the subject of future work.

- REFERENCES
 Agarwal, M. Horowitz, and J. Heimessy. An analytical cache model. ACM Trans. Comput. Syst., 7(2):184-215, May 1989.
- N. Ahmed. Locality Enhancement of Imperfectly-nested Loop Nests. PhD thesis, Department of Computer Science, Cornell University, Aug. 2000
- N. Ahmed, N. Mateev, and K. Pingali. Tiling imperfectly-nested loop nests. Technical Report TR2000-1782,
- Cornell University, 2000. M. Alt. C. Ferdinand, F. Martin, and R. Wilhelm. Cache behavior prediction by abstract interpretation. In R. Cousot and D. A. Schmidt, editors, SAS'96, Static Analysis Symposium, volume 1145 of Lecture Notes in Computer Science, pages 51–66. Springer, September 1996.
- [5] M. Brehob and R. Enbody. A mathematical model of locality and caching. Technical Report TR-MSU-CPS-96-TBD, Michigan State University, Nov. 1996.
- G. C. Caşcaval. Compile-Time Performance Prediction of Scientific Programs. PhD thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, 2000.
- S. Carr, K. S. McKinley, and C.-W. Tseng. Compiler optimizations for improving data locality. In *Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 252–262, San Jose, CA, Oct. 1994.
- S. Chatterjee, V. V. Jain, A. R. Lebeck, S. Mundhra, and M. Thottethodi. Nonlinear array layouts for hierarchical memory systems. In *Proceedings of the 1999 ACM International Conference on Supercomputing*, pages 444–453, Rhodes, Greece, June 1999.
- S. Chatterjee, A. R. Lebeck, P. K. Patnala, and M. Thottethodi. Recursive array layouts and fast parallel matrix multiplication. In Proceedings of Eleventh Annual ACM Symposium on Parallel Algorithms and Architectures, pages 222-231. Saint-Malo, France, June 1999.
- S. Chatterjee and S. Sen. Cache-efficient matrix transposition. In Proceedings of HPCA-6, pages 195-205, Toulouse, France, Jan. 2000.
- M. Cierniak and W. Li. Unifying data and control transformations for distributed shared-memory machines. In Proceedings of the ACM SIGPLAN'95 Conference on Programming Language Design and Implementation ages 205-217, La Jolla, CA, June 1995.
- [12] P. Clauss, Counting solutions to linear and nonlinear constraints through Ehrhart polynomials: Applications to nalyze and transform scientific programs. In Proceedings of International Conference on Supe 278–285, May 1996
- S. Coleman and K. S. McKinley. Tile size selection using cache organization and data layout. In Proceedings of the ACM SIGPLAN'95 Conference on Programming Language Design and Implementation, pages 279–290, La Jolla, CA, June 1995.
- P. Feautrier. Dataflow analysis of array and scalar references. International Journal of Parallel Programming. 20(1):23-54, 1991.
- J. D. Frens and D. S. Wise. Auto-blocking matrix-multiplication or tracking BLAS3 performance with source Code. In Proceedings of the Sixth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 206–216, Las Vegas, NV, June 1997.
- C. Fricker, O. Temam, and W. Jalby. Influence of cross-interference on blocked loops: A case study with matrix-vector multiply. ACM Trans. Prog. Lang. Syst., 17(4):561–575, July 1995.
- $S.\ Ghosh.\ Cache\ Miss\ Equations:\ Compiler\ analysis\ framework\ for\ tuning\ memory\ behavior.\ PhD\ thesis, the property of the propert$ Department of Electrical Engineering, Princeton University, Nov. 1999.
- [18] S. Ghosh, M. Martonosi, and S. Malik, Cache miss equations: An analytical representation of cache misses. In Description of the 1997 International Conference on Supercomputing, pages 317–324, Vienna, Austria, July 1997.
- S. Ghosh, M. Martonosi, and S. Malik. Precise miss analysis for program transformations with caches of arbitrary associativity. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 228–239, San Jose, CA, Oct. 1998.
- [20] S. Ghosh, M. Martonosi, and S. Malik. Cache miss equations: A compiler framework for analyzing and tuning memory behavior. ACM Trans. Prog. Lang. Syst., 21(4):703–746, July 1999.

- P. J. Hanlon, D. Chung, S. Chatterjee, D. Genius, A. R. Lebeck, and E. Parker. The combinatorics of cache misse during matrix multiplication. J. Comput. Syst. Sci., 2000. To appear
- J. S. Harper, D. J. Kerbyson, and G. R. Nudd. Analytical modeling of set-associative cache behavior. IEEE Trans Comput., 48(10):1009-1024, Oct. 1999
- M. D. Hill, J. R. Larus, A. R. Lebeck, M. Talluri, and D. A. Wood. Wisconsin architectural research tool set Computer Architecture News, 21(4):8–10, August 1993.
- M. D. Hill and A. J. Smith. Evaluating associativity in CPU caches. IEEE Trans. Comput., C-38(12):1612–1630,
- [25] J. E. Hopcroft and J. D. Ullman. Introduction to Automata Theory, Languages, and Computation. Addison-Wesley Publishing Company, 1979.
- M. T. Kandemir, A. N. Choudhary, N. Shenoy, P. Banerjee, and J. Ramanujam. A linear algebra framework for automatic determination of optimal data layouts. *IEEE Transactions on Parallel and Distributed Systems*, 10(2):115–135, Feb. 1999.
- W. Kelly, V. Maslov, W. Pugh, E. Rosser, T. Shpeisman, and D. Wonnacott. *The Omega Calculator and Library, version 1.1.0*, Nov. 1996.
- W. Kelly, V. Maslov, W. Pugh, E. Rosser, T. Shpeisman, and D. Wonnacott. The Omega Library Version 1.1.0
- M. S. Lam, E. E. Rothberg, and M. E. Wolf. The cache performance and optimizations of blocked algorithms. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 63–74, Apr. 1991.
- A. R. Lebeck and D. A. Wood. Cache profiling and the SPEC benchmarks: A case study. *IEEE Computer*, 27(10):15–26, Oct. 1994.
- A. R. Lebeck and D. A. Wood. Active memory: A new abstraction for memory system simulation. ACM Transactions on Modeling and Computer Simulation, 7(1):42–77, Jan. 1997.
- [32] V. Loechner. PolyLib: A Library for Manipulating Parameterized Polyhedra, Mar. 1999.
- M. Martonosi, A. Gupta, and T. Anderson. Memspy: Analyzing memory system bottlenecks in programs. In [33] SIGMETRICS92, pages 1-12, June 1992.
- K. S. McKinley and O. Temam. Quantifying loop nest locality using SPEC'95 and the Perfect benchmarks. ACM Trans. Comput. Syst., 17(4):288-336, Nov. 1999
- N. Mitchell, L. Carter, J. Ferrante, and K. Högstedt. Quantifying the multi-level nature of tiling interactions. In Languages and Compilers for Parallel Computing: 10th Annual Workshop, LCPC'97, number 1366 in Lecture Notes in Computer Science, pages 1-15. Springer, 1998.
- [36] D. C. Oppen. A 2 2 2 P n 16(3):323–332, July 1978. upper bound on the complexity of Presburger arithmetic. J. Comput. Syst. Sci.,
- Y. Paek, J. Hoeflinger, and D. Padua. Simplification of array access patterns for compiler optimizations. In Proceedings of ACM PLDI, volume 33, pages 60–71, May 1998.
- A. K. Porterfield. Software Methods for Improvement of Cache Performance on Supercomputer Applications PhD thesis, Rice University, Houston, TX, May 1989. Available as technical report CRPC-TR89009.
- W. Pugh. Counting solutions to Presburger formulas: How and why. In Proceedings of the ACM SIGPLAN'94 Conference on Programming Language Design and Implementation, pages 121-134, Orlando, FL, June 1994.
- G. Rivera and C.-W. Tseng. Data transformations for eliminating conflict misses. In Proceedings of the ACM SIGPLAN'98 Conference on Programming Language Design and Implementation, pages 38-49, Montreal,
- [41] G. Rivera and C.-W. Tseng. Eliminating conflict misses for high performance architectures. In Proceedings of the 1998 International Conference on Supercomputing, pages 353–360, Melbourne, Australia, July 1998.
- [42] A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. In Proceedings of the ACM SIGPLAN'94 Conference on Programming Language Design and Implementation, pages 196-205,
- R. A. Sugumar and S. G. Abraham. Efficient simulation of multiple cache configurations using binomial trees
- [44] D. Thiebaut and H. Stone. Footprints in the cache. ACM Trans. Comput. Syst., 5(4):305-329, Nov. 1987. D. A. B. Weikle, S. A. McKee, and W. A. Wulf. Caches as filters: A new approach to cache analysis. In
- MASCOTS'98, Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, July 1998.

 D. A. B. Weikle, K. Skadron, S. A. McKee, and W. A. Wulf. Caches as filters: A unifying model for memory
- hierarchy analysis. Technical Report CS-2000-16, University of Virginia, June 2000.
- M. E. Wolf and M. S. Lam. A data locality optimizing algorithm. In Proceedings of the ACM SIGPLAN'91 Conference on Programming Language Design and Implementation, pages 30–44, Toronto, Canada, June 1991
- M. J. Wolfe. More iteration space tiling. In Proceedings of Supercomputing '89, pages 655-664, Reno, NV, Nov
- D. A. Wood, M. D. Hill, and R. E. Kessler. A model for estimating trace-sample miss ratios. In *Proceedings of*