

Manage CPU and Timers

P2: cooperative threading

// Initialize the TCB data structures

void thread_init();

// Create a new thread with a 16KB stack

void thread_create(void (*entry)(void *arg), void *arg);

// Yield to another thread (if any)

void thread_yield();

// Terminate the current thread and switch to another thread.

void thread_exit();

// Wait for a condition variable and the calling thread becomes BLOCKED.

void cv_wait(struct cv* condition);

// Signal a condition variable to wake up ONE blocked thread. The calling thread CONTINUES.

void cv_signal(struct cv* condition);

High-level roadmap

- [+ timer interrupt] preemptive threading
- [+ ecall exception] system call
- [+ privilege levels] memory protection
- [+ I/O bus control] disk driver, cache and file systems

P3/4: interrupt and exception

- [+ timer interrupt] preemptive threading
- [+ ecall exception] system call
- [+ privilege levels] memory protection
- [+ I/O bus control] disk driver, cache and file systems


CPU is a powerful beast

- Timesharing, hyper threading, virtual memory, etc.




Today: learn how to push "buttons"

- Privileged mode!




Today: learn how to push "buttons"

- Privileged mode!



Set a timer



First glance of timer interrupt

```
void handler() {  
    printf("Got timer interrupt.");  
    // start another timer  
}  
  
int main() {  
    // register handler() as interrupt handler  
    // enable timer interrupt  
    // start a timer  
  
    while(1);  
}
```

- How to **register** handler() as interrupt handler?
- How to **enable** timer interrupt?
- How to **start** a timer?

CSR: control and status registers

- There are **many** registers other than x0 .. x31.
 - *machine ISA*: 32-bit or 64bit?
 - *hart ID*: the ID number of a core in a multi-core CPU
 - *interrupt control*: timer, I/O device ...

CSR: control and status registers

- **mtvec**: Machine Trap-Vector Base-Address Register
- **mstatus**: Machine Status Register
- **mie**: Machine Interrupt Enable Register

➔ How to **register** handler() as interrupt handler?

- How to **enable** timer interrupt?
- How to **start** a timer?

The mtvec CSR

Machine Trap-Vector Base-Address (mtvec) Register



Value	Name	Description
0	Direct	All exceptions set pc to BASE.
1	Vectored	Asynchronous interrupts set pc to BASE+4×cause.
≥2	—	Reserved

Table 3.5: Encoding of mtvec MODE field.

Register an interrupt handler

0800280c <handler>:

. . .

08002914 <main>:

. . .

```
lui      a5,0x8003      # now a5 == 0x08003000
addi     a5,a5,-2036    # now a5 == 0x0800280c
# csrw: control and status register write
csw      mtvec,a5      # now mtvec == 0x0800280c
```

. . .

Register an interrupt handler in C

```
void handler() {  
    . . .  
}  
  
int main() {  
    /* Register handler with direct mode */  
    asm("csw mtvec, %0" :: "r"(handler));  
    . . .  
}
```

Inline assembly

asm("assembly code" : output operands : input operands : clobbered registers);

uint32_t mstatus, val;

asm("csrr %0, mstatus" : "=r"(mstatus));

Inline assembly

asm("assembly code" : output operands : input operands : clobbered registers);

uint32_t mstatus, val;

asm("csrr %0, mstatus" : "=r"(mstatus));

asm("csrw mstatus, %0" :: "r"(mstatus | 0x8));

Inline assembly

asm("assembly code" : output operands : input operands : clobbered registers);

```
uint32_t mstatus, val;
```

```
asm("csrr %0, mstatus" : "=r"(mstatus));
```

```
asm("csrw mstatus, %0" :: "r"(mstatus | 0x8));
```

```
asm ("csrr %0, mtvec; add %0, %0, t1"  
    : "=r"(val) // Output operand  
    : // No input  
    : "t1", "memory"); // Clobbered: t1 and memory
```

- How to **register** handler() as interrupt handler?
- ➔ How to **enable** timer interrupt?
- How to **start** a timer?

The **mstatus** CSR

31	30																	23	22	21	20	19	18	17
SD	WPRI								TSR	TW	TVM	MXR	SUM	MPRV										
1	8								1	1	1	1	1	1	1									
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
XS[1:0]	FS[1:0]	MPP[1:0]	WPRI	SPP	MPIE	WPRI	SPIE	UPIE	MIE	WPRI	SIE	UIE												
2	2	2	2	1	1	1	1	1	1	1	1	1	1	1	1	1								

MIE stands for machine interrupt enable

Enable machine interrupts

08002914 <main>:

```
. . .  
csrr      a5,mstatus    # read CSR mstatus to a5  
ori       a5,a5,8       # set bit#3 of a5 to 1  
csrw      mstatus,a5    # write CSR mstatus  
. . .
```

```
int main() {  
    . . .  
    int mstatus;  
    asm("csrr %0, mstatus" : "=r"(mstatus));  
    asm("csrw mstatus, %0" :: "r"(mstatus | 0x8));  
    . . .  
}
```

Another CSR **mie** (not mstatus)

- mstatus.MIE is bit #3 in mstatus
- **mie** is another CSR, and **mie.MTIE** is bit #7 in mie

MTIE stands for machine timer interrupt enable

XLEN-1	12	11	10	9	8	7	6	5	4	3	2	1	0
WPRI	MEIE	WPRI	SEIE	UEIE	MTIE	WPRI	STIE	UTIE	MSIE	WPRI	SSIE	USIE	
XLEN-12	1	1	1	1	1	1	1	1	1	1	1	1	1

Enable timer interrupt

08002914 <main>:

```
. . .  
csrr      a5,mie      # read CSR mie to a5  
ori       a5,a5,128    # set bit#7 of a5 to 1  
csrw      mie,a5       # write CSR mie  
. . .
```


```
int main() {  
    . . .  
    int mie;  
    asm("csrr %0, mie" : "=r"(mie));  
    asm("csrw mie, %0" :: "r"(mie | 0x80));  
    . . .  
}
```

Put together: Enable timer interrupt


```
void handler() {  
    . . .  
}  
  
int main() {  
    asm("csrw mtvec, %0" :: "r"(handler));  
  
    int mstatus, mie;  
    asm("csrr %0, mstatus" : "=r"(mstatus));  
    asm("csrw mstatus, %0" :: "r"(mstatus | 0x8));  
    asm("csrr %0, mie" : "=r"(mie));  
    asm("csrw mie, %0" :: "r"(mie | 0x80));  
    . . .  
}
```

- How to **register** handler() as interrupt handler?
- How to **enable** timer interrupt?
- ➔ How to **start** a timer?

Core-local Interrupt (**CLINT**)



SiFive FE310 on ARTY A7 Board



mtime and mtimecmp




Figure 4: FE310-G002 Interrupt Architecture Block Diagram.

Sifive FE310 manual, v19p04

<https://egos.fun/book/assets/sifive-fe310-v19p04-1.pdf>


```
int quantum = 500000;  
  
void handler() { Read current time  
    ...  
    mktimecmp_set(mtime_get() + quantum);  
}  
    Set timer  
  
int main() {  
    ...  
    mktimecmp_set(mtime_get() + quantum);  
    ...  
}
```

The diagram illustrates the use of the mktimecmp_set function in two contexts. In the handler() function, it is used to set a timer based on the current time (read via mtime_get()) plus a quantum value. In the main() function, it is also used to set a timer. The code is color-coded: quantum is green, mktimecmp_set is blue, mtime_get is red, and the function calls are blue. The annotations 'Read current time' and 'Set timer' are in magenta, with blue arrows pointing to the corresponding function calls.


Some details: memory-mapped I/O

stack
code
MMIO (timer)
MMIO (disk)

`mtimecmp_set()`
writes 8 bytes to



`mtime_get()`
reads 8 bytes from



Address	Width	Attr.	Description
0x20000000	4B	RW	msip for hart 0
0x2004008			Reserved
...			
0x200bfff7			
0x2004000	8B	RW	mtimecmp for hart 0
0x2004008			Reserved
...			
0x200bfff7			
0x200bfff8	8B	RW	mtime
0x200c000			Reserved

```

static unsigned long long mtime_get() {
    unsigned int low, high;
    do {
        high = REGW(0x200BFF8, 4);
        low  = REGW(0x200BFF8, 0);
    } while ( REGW(0x200BFF8, 4) != high );

    return ((unsigned long long)high) << 32) | low;
}

static void mtimecmp_set(unsigned long long time) {
    REGW(0x2004000, 4) = 0xFFFFFFFF;
    REGW(0x2004000, 0) = (unsigned int)time;
    REGW(0x2004000, 4) = (unsigned int)(time >> 32);
}

```

Address	Width	Attr.	Description
0x2000000	4B	RW	msip for hart 0
0x2004008			Reserved
...			
0x200bff7			
0x2004000	8B	RW	mtimecmp for hart 0
0x2004008			Reserved
...			
0x200bff7			
0x200bff8	8B	RW	mtime
0x200c000			Reserved

Summary of timer interrupt


- How to **register** an interrupt handler?
 - write the address of handler() to **mtvec**
- How to **enable** timer interrupt?
 - set bit#3 of CSR **mstatus** and bit#7 of CSR **mie**
- How to **set** a timer?
 - write (**mtime** + quantum) to **mtimecmp**

A timer handler program

```
int quantum = 50000;
```

```
void handler() {  
    printf("Got timer interrupt.");  
    mtimecmp_set(mtime_get() + quantum); ← Start another timer  
}
```

```
int main() {  
    asm("csrw mtvec, %0" :: "r"(handler)); ← Register handler  
  
    int mstatus, mie;  
    asm("csrr %0, mstatus" : "=r"(mstatus));  
    asm("csrw mstatus, %0" :: "r"(mstatus | 0x8));  
    asm("csrr %0, mie" : "=r"(mie));  
    asm("csrw mie, %0" :: "r"(mie | 0x80));  
  
    mtimecmp_set(mtime_get() + quantum); ← Start a timer  
    while(1);  
}
```




Multilevel feedback queue

- P3 = timer + MLFQ

Multi-Level Feedback Queue (MLFQ)

- Multiple levels of RR queue
- Jobs start at the top
 - Use quantum? **move down**
 - Don't? **Stay where you are**
- Periodically all jobs back to top
- *Approximates SRTF*

Highest priority



Lowest priority


Need parameters for:

- Number of queues
- Quantum length per queue
- Time to move jobs back up

Used by MacOSX,
Windows, some
versions of Linux, ...

Exception and Interrupt

- **Exception** are triggered by **CPU instructions**
 - Invalid memory access, divide by zero, ecall,...
 - Handled synchronously
- **Interrupts** are triggered by **external devices**
 - Timer, I/O, software interrupt (!)
 - Handled asynchronously




Timer is interrupt #7

Interrupts

Exceptions

Interrupt Exception Codes		
Interrupt	Exception Code	Description
1	0–2	Reserved
1	3	Machine software interrupt
1	4–6	Reserved
1	7	Machine timer interrupt
1	8–10	Reserved
1	11	Machine external interrupt
1	≥ 12	Reserved
0	0	Instruction address misaligned
0	1	Instruction access fault
0	2	Illegal instruction
0	3	Breakpoint
0	4	Load address misaligned
0	5	Load access fault
0	6	Store/AMO address misaligned
0	7	Store/AMO access fault
0	8	Environment call from U-mode
0	9–10	Reserved
0	11	Environment call from M-mode
0	≥ 12	Reserved




System call is exception #8, #11

Interrupts

Exceptions

Interrupt Exception Codes		
Interrupt	Exception Code	Description
1	0–2	Reserved
1	3	Machine software interrupt
1	4–6	Reserved
1	7	Machine timer interrupt
1	8–10	Reserved
1	11	Machine external interrupt
1	≥ 12	Reserved
0	0	Instruction address misaligned
0	1	Instruction access fault
0	2	Illegal instruction
0	3	Breakpoint
0	4	Load address misaligned
0	5	Load access fault
0	6	Store/AMO address misaligned
0	7	Store/AMO access fault
0	8	Environment call from U-mode
0	9–10	Reserved
0	11	Environment call from M-mode
0	≥ 12	Reserved



Today

- P2 due next Friday
- Queue grade will be released soon, resubmission due in 1 week.
- TA evaluation
- P3 will be released next week, due on March 14th.
 - https://egos.fun/book/p2_mlfq.html (reference, instructions will be released on CMSX)
- RISC-V architecture manual
 - <https://egos.fun/book/assets/riscv-privileged-20241101.pdf>
- SiFive FE310-G002 Manual
 - <https://egos.fun/book/assets/sifive-fe310-v19p04-1.pdf>