

Concurrent Programming

9/12/2019 CS4410 Schneider

①

← abstraction of: core, processor, process, thread...

process

- sequential execution of atomic actions
- access to shared memory
- private set of registers
PC
general purpose regs

Arbitrary interleaving: models time multiplexing with context switches

Shared memory: models any shared resource

atomicity: Instruction that makes at most 1 reference to at most 1 shared memory location appears to be atomic

$x := x + 1 \implies$

L	R, x
Add	R, "1"
St	R, x

L	R, x	{	L	R, x
Add	R, "1"		Add	R, "1"
St	R, x		St	R, x

Arrows with question marks indicate interleaving between the two code blocks.

Critical Section Problem

2


P_1 : do forever
 entry₁
 CS₁
 exit₁
 NCS₁
end

P_2 : do forever
 entry₂
 CS₂
 exit₂
 NCS₂
end

//
 means parallel
 or concurrent
 execution

Terminology:

from counter



Assumption:

If $n(CS_i)$ then eventually $after(CS_i)$
 = CS_i is terminating

Requirements

- Mutual Exclusion: $\neg (n(CS_1) \wedge n(CS_2))$

- Non Blocking:

- If $at(entry_i)$ then eventually $at(CS_i)$.

- If $n(NCS_2)$ then process P_1 not blocked

" $n(NCS_1)$ " " P_2 " "

3

implementation: while $\neg B$ do skip end

Solution Attempt 1 Introduce variables: n_1, n_2

P_1 : process
do forever
 $m_1 := \text{true} \quad \{m_1\}$
 await $\neg m_2$
 $\{m_1 \wedge \neg m_2\}$
 CS₁
 $m_1 := \text{false} \quad \{\neg m_1\}$
 NCS₁
end

P_2 : process
do forever
 $m_2 := \text{true} \quad \{m_2\}$
 await $\neg m_1$
 $\{m_2 \wedge \neg m_1\}$
 CS₂
 $m_2 := \text{false} \quad \{\neg m_2\}$
 NCS₂
end

4

Solution attempt 1: Mutual Exclusion

$$in(CS_1) \Rightarrow m_1 \wedge \neg m_2$$

$$in(CS_2) \Rightarrow m_2 \wedge \neg m_1$$

$$\therefore in(CS_1) \wedge in(CS_2) \Rightarrow m_1 \wedge \neg m_2 \wedge m_2 \wedge \neg m_1 \\ \Rightarrow \text{false}$$

$\therefore$ Mutual Exclusion satisfied.

Solution attempt 1: Non-Blocking

$$\text{Blocked } in(entry_1) \Rightarrow m_1 \wedge \neg(\neg m_2) \\ = m_1 \wedge m_2$$

$$\text{Blocked } in(entry_2) \Rightarrow m_2 \wedge \neg(\neg m_1) \\ = m_2 \wedge m_1$$

$$\therefore \text{Blocked } in(entry_1) \wedge \text{Blocked } in(entry_2) \\ \Rightarrow m_1 \wedge m_2$$

(Needed to be "false") $\hat{\wedge}$

Non-Blocking not satisfied.

Solution attempt 2: Weaken condition is await

(5)

var turn: integer init(1) ... could be 2!

Invariant I: $turn = 1 \vee turn = 2$

Add

P₁: process

do forever

$m_1 := \text{true} \quad \{m_1 \wedge I\}$

await $\neg m_2 \vee turn = 1$

$\{m_1 \wedge (\neg m_2 \vee turn = 1) \wedge I\}$

CS₁

$m_1 := \text{false} \quad \{\neg m_1 \wedge I\}$

NCS₁

end

P₂: process

do forever

$m_2 := \text{true} \quad \{m_2 \wedge I\}$

await $\neg m_1 \vee turn = 2$

$\{m_2 \wedge (\neg m_1 \vee turn = 2) \wedge I\}$

CS₂

$m_2 := \text{false} \quad \{\neg m_2 \wedge I\}$

NCS₂

end

How to check soundness of assertions?

⑥

- Sequential Correctness

⋮
 $\{P\}$
 S
 $\{Q\}$
 ⋮

Exec S in any state satisfying
 P & if S terminates
 then Q holds of the resulting
 state

- "Interference freedom"

invented by Cornell's
 David Gries &
 S. Owicki

Process

⋮
 $\{P\}$
 ⋮

end

Process

⋮
 $\{pre(s)\}$
 S
 ⋮

end

Must show

$\{pre(s) \wedge P\} S \{P\}$ holds

for all S in one process & P in the other

Compare: N stmts $\times N+1$ assertions } for N action
 vs 2^N interleavings } trace

Example of Sound/unsound assertions:

7

$x := 1$
 $\{x = 1\}$
 $y := 2$
 $\{y = 2\}$
 $z := x + y$
 $\{z = 3\}$

unsound!

If $z := x + y$ exec in a
state satisfying $\text{pre}(z := x + y)$
which is " $y = 2$ " then
no guarantee that $x = 1$ holds

$x := 1$
 $\{x = 1\}$
 $y := 2$
 $\{y = 2 \wedge x = 1\}$
 $z := x + y$
 $\{z = 3\}$

sound

8

Showing interference-freedom for ⑤

P_1

P_2

$$m_1 := \text{true} \text{ vs } \begin{cases} m_2 \wedge I \\ m_2 \wedge (\neg m_1 \vee \text{false}) \wedge I \\ \neg m_2 \wedge I \end{cases}$$

P_1

P_2

$$m_1 := \text{false} \text{ vs } \begin{cases} m_2 \wedge I \\ m_2 \wedge (\neg m_1 \vee \text{false}) \wedge I \\ \neg m_2 \wedge I \end{cases}$$

problem!

9

Soln: exec
 $m_1 := \text{true}$
 $\text{turn} := 2$ together

Use $\langle S \rangle$ notation
to signify that S is exec
as an indivisible operation $\leftarrow$

E.g.

$\langle m_1 := \text{true}; \text{turn} := 2 \rangle$

Add

10

P_1 : process
do forever

$\langle m_1 := \text{true} \ \{ m_1 \wedge I \} \ \text{turn} := 2 \ \{ m_1 \wedge I \} \rangle$

await $\neg m_2 \vee \text{turn} = 1$

$\{ m_1 \wedge (\neg m_2 \vee \text{turn} = 1) \wedge I \}$

CS₁

$m_1 := \text{false} \ \{ \neg m_1 \wedge I \}$

NCS₁

end

P_2 : process
do forever

$\langle m_2 := \text{true} \ \{ m_2 \wedge I \} \ \text{turn} := 1 \ \{ m_2 \wedge I \} \rangle$

await $\neg m_1 \vee \text{turn} = 2$

$\{ m_2 \wedge (\neg m_1 \vee \text{turn} = 2) \wedge I \}$

CS₂

$m_2 := \text{false} \ \{ \neg m_2 \wedge I \}$

NCS₂

end

Interface - freedom for (10)
if $< >$ deleted.

(11)

(process₁) vs (process₂)

$\{m_1 := \text{true}\}$
 $\{m_1\} \text{turn} := 2$
 $\{m_1\} m_1 := \text{false}$

$\{m_2\}$
 $\{m_2 \wedge (\neg m_1 \vee \text{turn} = 2)\}$
 $\{\neg m_2\}$

Soln

$\{m_2 \wedge (\neg m_1 \vee \text{at}(\text{turn} := 2) \vee \text{turn} = 2)\}$

Add

true when program counter
in process₁ is about
to execute
"turn := 2"

Add  to repair interference after
removal $\leftarrow \rightarrow$

(12)

P_1 : process
do forever

$m_1 := \text{true} \quad \{m_1 \wedge I\} \quad \text{turn} := 2 \quad \{m_1 \wedge I\}$

await $\neg m_2 \vee \text{turn} = 1$

$\{m_1 \wedge (\neg m_2 \vee \text{turn} = 1 \vee \text{at}(\text{turn} := 1)) \wedge I\}$

CS₁

$m_1 := \text{false} \quad \{\neg m_1 \wedge I\}$

NCS₁

end

P_2 : process
do forever

$m_2 := \text{true} \quad \{m_2 \wedge I\} \quad \text{turn} := 1 \quad \{m_2 \wedge I\}$

await $\neg m_1 \vee \text{turn} = 2$

$\{m_2 \wedge (\neg m_1 \vee \text{turn} = 2 \vee \text{at}(\text{turn} := 2)) \wedge I\}$

CS₂

$m_2 := \text{false} \quad \{\neg m_2 \wedge I\}$

NCS₂

end

Mutex satisfied?

$$\begin{aligned}
 & m(CS_1) \wedge m(CS_2) \implies I \wedge \\
 & m_1 \wedge (\neg m_2 \vee \text{turn}=1 \vee \text{at}(\text{turn}:=1)) \wedge I \\
 & \wedge m_2 \wedge (\neg m_1 \vee \text{turn}=2 \vee \text{at}(\text{turn}:=2)) \wedge I
 \end{aligned}$$

Note:

$$\begin{aligned}
 m(CS_1) &\implies \neg \text{at}(\text{turn}:=2) \\
 m(CS_2) &\implies \neg \text{at}(\text{turn}:=1)
 \end{aligned}$$

$$\implies m_1 \wedge m_2 \wedge \underbrace{\text{turn} \neq 2 \wedge \text{turn} \neq 1}_{= \text{false}}$$

☹️

(14)

Mutual Exclusion satisfied

$$m_1 \wedge \neg (\neg m_2 \vee turn = 1) \wedge I \\ \wedge m_2 \wedge \neg (\neg m_1 \vee turn = 2) \wedge I$$

$\Rightarrow$

$$m_1 \wedge m_2 \wedge turn \neq 1 \wedge I \wedge$$

$$m_2 \wedge m_1 \wedge turn \neq 2 \wedge I$$

$\Rightarrow$

$$turn \neq 1 \wedge turn \neq 2 \wedge I$$

$\Rightarrow$ false 

But....

in P_2 (15)

await $\neg m_1 \vee \text{turn} = 2$

involves 2 shared variable references!

Violates defn of "atomic"

while $\neg (\neg m_1 \vee \text{turn} = 2)$ do skip end

$\Downarrow$

while $m_1 \wedge \text{turn} \neq 2$ do skip end

$\Downarrow$

$l_2 := \text{false};$

$\{ \vdash: l_2 \Rightarrow (\neg m_1 \vee \text{turn} = 2 \vee \text{at}(\text{turn} := 1)) \}$

while $\neg l_2$ do

$l_2 := l_2 \vee \neg m_1$

$l_2 := l_2 \vee \text{turn} = 1$

end

Code involves only 1 shared var reference

