# Virtual Memory

CS 3410

Computer System Organization & Programming

### **Welcome Back!**

• I hope that you had a great Spring Break!

Big Picture: How to <del>Design</del> Program a Processor

Loads/Stores are very sloooow Processor Memory CPU Runs code; does computations Can't compute anything Stores data Doesn't remember anything




Big Picture: How to <del>Design</del> Program a Processor

Loads/Stores using caches are fast! Processor Memory CPU Runs code; does computations Can't compute anything Stores data Doesn't remember anything



Big Picture: How to Design Program a Processor





# Virtual Memory Agenda

What do we run multiple processes together? How does Virtual memory Work?


### Big Picture: Multiple Processes

How to run multiple processes?

- Time-multiplex a single CPU core (multi-tasking)
  - Web browser, zoom, office, ... all must co-exist
- Many cores per processor (multi-core) or many processors (multi-processor)
  - Multiple programs run simultaneously



## **Processor & Memory**



CPU address/data bus...

... routed through caches

... to main memory Simple, fast, but...




0x000...0

Memory



### Multiple Processes

Q: What happens when another program is executed concurrently on another processor?



0x000...0

Memory



### Can we relocate second program?

Yes, but... how?

- Split 50/50?
- What if they don't fit?
- What if not contiguous?
- Need to recompile/relink?

• . . .

Like this? or this? Stack Stack Stack Heap Heap Data Text Heap Stack Data Heap Data Text Data Text Text

## Can we relocate second program?

Yes, but... how?

- Split 50/50?
- What if they don't fit?
- What if not contiguous?
- Need to recompile/relink?


• . . .

This is a problem even on a single core machine (runs multiple processes at a time)

Like this? Stack Heap Data Text Stack Heap Data Text

or this? Stack Stack Heap Heap Data Data Text Text

### Big Picture: (Virtual) Memory







Give each process an illusion that it has exclusive access to entire main memory




# But In Reality...






























# Big Picture: (Virtual) Memory

Process perspective:



sees only the virtual memory


- ✓ Contiguous memory
- ✓ No need to recompile only mappings need to be updated



Reality #1

# Big Picture: (Virtual) Memory

Process perspective:



- ✓ No need to recompile only mappings need to be updated
- ✓ When run out of memory, MMU maps data on disk in a transparent manner



Reality #2

### Virtual Memory: a Solution for All Problems

Each process has its own virtual address space

- Program/CPU can access any address from 0...2<sup>N</sup>
- A process is a program being executed
- Programmer can code as if they own all of memory

On-the-fly at runtime, for each memory access

- map all accesses are *indirect* through a virtual address
  - translate fake virtual address to a real physical address
  - redirect load/store to the physical address



### **Advantages of Virtual Memory**

#### Easy relocation

- Loader puts code anywhere in physical memory
- Virtual mappings to give illusion of correct layout Higher memory utilization
- Provide illusion of contiguous memory
- Use all physical memory, even physical address 0x0 Easy sharing
- Different mappings for different processes / cores

And more to come...



### **Next Goal**

How does Virtual Memory work?

• i.e. How do we create the "map" that maps a virtual address generated by the CPU to a physical address used by main memory?

# Virtual Memory Agenda

What is Virtual Memory?

How does Virtual memory Work?

- Address Translation
- Page Table
- Paging
- Overhead
- Performance
- Virtual Memory & Caches






### Picture Memory as...?

New! Page Array: Byte Array: Segments: addr data 0xfff...fffc 0xfff...ffff xaa 0xf...ff000 0x80...0000 ••• 0x7ff...fffc 0xf...fe000 stack x00 0xf...fd000 each segment uses some # of pages heap 0x00...4000 data 0x10...00000 0x00...3000 x00 page 2 xef text 0x00...2000 xcd 0x00...40000 page 1 0x00...1000 xab xff 0x000...0000 0x00...0000 x00

## A Little More About Pages





Suppose each page = 4KB

Anything in page 2 has address:

0x00002xxx

Lower 12 bits specify which byte you are in the page:

```
0 \times 00002200 = 0010 0000 0000
```

= byte 512

upper bits = page number lower bits = page offset

Sound familiar?

### **Data Granularity**

ISA: instruction specific: LB, LH, LW, LD (ISA)

Registers: 64 bits (ISA)

Caches: cache line/block (µarch)

Address bits divided into:

tag: sanity check for address match

index: which entry in the cache

offset: which byte in the line


Memory: page

Address bits divided into:

page number: which page in memory


offset: which byte in the page







### **Address Translator: MMU**



- Processes use virtual addresses
- DRAM uses physical addresses

#### Memory Management Unit (MMU)

- HW structure
- Translates virtual → physical address on the fly



### Address Translation: in Page Table

OS-Managed Mapping of Virtual → Physical Pages

int page\_table[
$$2^{20}$$
] = {0, 5, 4, 1, ...};


#### Remember:

any address 0x00001234


is x234 bytes into Page C

both virtual & physical

 $VP 1 \rightarrow PP 5$ 




Process' Virtual Address Space



# Page Table Basics 1 Page Table per process

Lives in Memory, i.e., in a page (or more...)

Location stored in Supervisor Page-Table Base Register



## Simple Address Translation

1111 1010 1111 0000 1111 0000 1111 0000

Virtual Page Number

Page Offset

V Lookup in Page Table




0000 0101 1100 0011 0000 0000 1111 0000

Physical Page Number Page Offset



### Simple Page Table Translation



# **Takeaway**

• All problems in computer science can be solved by another level of indirection.

 Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)

• Virtual memory is implemented via a "Map", a PageTable, that maps a vaddr (a virtual address) to a paddr (physical address):

paddr p PageTable[vaddr]

# Virtual Memory Agenda

What is Virtual Memory?

How does Virtual memory Work?

- Address Translation
- Page Table
- Paging
- Overhead
- Performance
- Virtual Memory & Caches


### **But Wait... There's more!**

- Page Table Entry won't be just an integer
- Meta-Data
  - Valid Bits
    - What PPN means "not mapped"? No such number...
    - At first: not all virtual pages will be in physical memory
    - Later: might not have enough physical memory to map all virtual pages
  - Page Permissions
    - R/W/X permission bits for each PTE
    - Code: read-only, executable
    - Data: writeable, not executable



Less Simple Page Table

Physical



Aliasing: Physical Page Number V R W X printf 0xC20A3000 0xC20A3 0×10045 0x90000000 Physical Proc 2 Page Number V R W X 0x4123B000 0xC20A3 0x10045000 0x4123B Stack mapping several virtual addresses 0×10044000 → same physical page 0x0000000 Cornell Bowers C·IS

**Computer Science** 

#### **Takeaway**

- All problems in computer science can be solved by another level of indirection.
- Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)
- Virtual memory is implemented via a "Map", a PageTable, that maps a vaddr (a virtual address) to a paddr (physical address):
- paddr p PageTable[vaddr]
- A page is constant size block of virtual memory. Often, the page size will be around 4kB to reduce the number of entries in a PageTable.
- We can use the PageTable to set Read/Write/Execute permission on a per page basis. Can allocate memory on a per page basis. Need a valid bit, as well as Read/Write/Execute and other bits.
- But, overhead due to PageTable is significant.

### Virtual Memory Agenda

What is Virtual Memory?

How does Virtual memory Work?

- Address Translation
- Page Table
- Paging
- Overhead
- Performance
- Virtual Memory & Caches

### **Paging**

What if process requirements > physical memory? Virtual starts earning its name

Memory acts as a cache for secondary storage (disk)

- Swap memory pages out to disk when not in use
- Page them back in when needed

Courtesy of Temporal & Spatial Locality (again!)


• Pages used recently mostly likely to be used again

More Meta-Data:

- Dirty Bit, Recently Used, etc.
- OS may access this meta-data to choose a victim



### **Paging**



### Page Fault

Valid bit in Page Table = 0

→ means page is not in memory

#### OS takes over:

- Choose a physical page to replace
  - "Working set": refined LRU, tracks page usage
- If dirty, write to disk
- Read missing page from disk
  - Takes so long (~10ms), OS schedules another task

Performance-wise page faults are really bad!



### Page Fault

Valid bit in Page Table = 0 (page is not in memory)

Why? Maybe the page...

- wasn't needed yet (part of the Text section)
- didn't exist before (growing Stack or Heap)
- was sent to disk (OS swapped it out b/c it needed room)

OS takes over, solves the problem, updates Page Table

• See next week's lectures + CS 4410 for details

Performance-wise page faults are really bad!



#### **Takeaway**

- All problems in computer science can be solved by another level of indirection.
- Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)
- Virtual memory is implemented via a "Map", a PageTable, that maps a vaddr (a virtual address) to a paddr (physical address):
- paddr p PageTable[vaddr]
- A page is constant size block of virtual memory. Often, the page size will be around 4kB to reduce the number of entries in a PageTable.
- We can use the PageTable to set Read/Write/Execute permission on a per page basis. Can allocate memory on a per page basis. Need a valid bit, as well as Read/Write/Execute and other bits.



## Virtual Memory Agenda

What is Virtual Memory?

How does Virtual memory Work?

- Address Translation
- Page Table
- Paging
- Overhead
- Performance
- Virtual Memory & Caches



### Page Table Overhead (32-bits)

- How large is PageTable?
- Virtual address space (for each process):

```
Given: total virtual memory: 2<sup>32</sup> bytes = 4GB
```

- Given: page size: 2<sup>12</sup> bytes = 4KB
- 1. # entries in PageTable?
- 2. size of PageTable? (in bytes)
- Physical address space:
  - total physical memory: 2<sup>29</sup> bytes = 512MB
  - 1. overhead for 10 processes?



#### Now how big is this Page Table?

```
struct pte_t page_table[220]
sizeof(struct pte_t) = 8 bytes
How many pages in memory will the page table take up?
```

### Page Table Overhead (64-bits)

- How large is PageTable?
- Virtual address space (for each process):

```
Given: total virtual memory: 2<sup>64</sup> bytes = 16EB
```

- Given: page size: 2<sup>12</sup> bytes = 4KB
- 1. # entries in PageTable?
- 2. size of PageTable? (in bytes)



### **Takeaway**

- All problems in computer science can be solved by another level of indirection.
- Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)
- Virtual memory is implemented via a "Map", a PageTable, that maps a vaddr (a virtual address) to a paddr (physical address):
- paddr p PageTable[vaddr]
- A page is constant size block of virtual memory. Often, the page size will be around 4kB to reduce the number of entries in a PageTable.
- We can use the PageTable to set Read/Write/Execute permission on a per page basis. Can allocate memory on a per page basis. Need a valid bit, as well as Read/Write/Execute and other bits.
- But, overhead due to PageTable is significant.



## Virtual Memory Agenda

What is Virtual Memory?

How does Virtual memory Work?

- Address Translation
- Page Table
- Paging
- Overhead
- Performance
- Virtual Memory & Caches



#### Watch Your Performance Tank!




#### For every instruction:

- 1. MMU translates address (virtual → physical)
  - Uses **sptbr** to find Page Table in memory
  - Looks up entry for that virtual page
- 2. Fetch the instruction using physical address
  - Access Memory Hierarchy (I\$ → L2 → Memory)
- Repeat at Memory stage for load/store insns
  - 1. Translate address
  - 2. Now you perform the load/store



# Translation Lookaside Buffer (TLB)



- Small, fast cache
- Holds VPN→PPN translations
- Exploits temporal locality in pagetable
- TLB Hit: huge performance savings
- TLB Miss: invoke TLB miss handler
  - Put translation in TLB for later



#### **TLB Parameters**

#### Typical

- very small (64 256 entries) → very fast
- fully associative, or at least set associative
- tiny block size: why?

#### Example: Intel Nehalem TLB

- 128-entry L1 Instruction TLB, 4-way LRU
- 64-entry L1 Data TLB, 4-way LRU
- 512-entry L2 Unified TLB, 4-way LRU



#### TLB to the Rescue!

#### For every instruction:

- Translate the address (virtual → physical)
  - CPU checks TLB
  - If that fails, "walk" the Page Table
    - Use **sptbr** to find Page Table in memory
    - Look up entry for that virtual page
    - Cache the result in the TLB
- Fetch the instruction using physical address
  - Access Memory Hierarchy (Ĭ\$ → L2 → Memory)
- Repeat at Memory stage for load/store insns
  - CPU checks TLB, translate if necessary
  - Now perform load/store



## Virtual Memory Agenda


What is Virtual Memory?

How does Virtual memory Work?

- Address Translation
- Overhead
- Paging
- Performance
- Virtual Memory & Caches
  - Caches use physical addresses
  - Prevents sharing except when intended
  - Works beautifully!



#### **Translation in Action**



## Virtual Memory

- Software use virtual addresses, that let every program imagine it has access to ALL of the physical memory
- Access to \$ and DRAM use physical addresses
- OS sets up 1 page table per process. Page table specifies the virtual -> physical mapping
- Every memory access must now be translated via the sptbr and the page table
- TLB (translation lookaside buffer) caches translations for *more speed*