

You must be logged in PollEv to get credit

Participation


The “participation” segment of your grade has three main components:

- 4% for Lecture attendance, as measured by occasional [Poll Everywhere](#) polls. Starting on Oct. 20th, you need to be **logged into an account associated with your Cornell NetID** for your Poll Everywhere participation to count. This is the only way for us to reliably identify who participated.
- 4% for lab attendance, as recorded by the lab’s instructors.
- 2% for surveys:
 - The introduction survey (on Gradescope) in the first week of class.
 - The mid-semester feedback survey.
 - The semester-end course evaluation.

We know that life happens, so you can miss up to 3 lab sections and 5 lectures without penalty.



Cornell Bowers CIS
Computer Science



CS3410: Computer Systems and Organization

LEC17: Caches (Vol. III)

Professor Giulia Guidi
Monday, October 27, 2025

Credits: Bala, Bracy, Garcia, Guidi, Kao, Sampson, Sirer, Weatherspoon

Plan for Today



- Review of direct mapped cache
- Cache design: fully associative and set associative

Updated assignment schedule (see Ed and course website)

A9 now due Nov 5

Direct mapped cache design

4-Byte Directed Mapped Cache




Direct mapped:

Each memory address has **exactly one possible location in the cache** where it can go—this makes lookups **very fast**

It's indexed with **LSB:** = least significant bit

Good **spatial** locality


The access algorithm



- 1 Split the address between **tag t** and **index i**
- 2 Check the entry **i**
- 3 Is it valid? If no, cache miss!
- 4 If the bit is valid, then is it the tag **t**? If no, cache miss!
- 5 Otherwise, cache hit!



The access algorithm



On cache miss, **fill** the cache:

- 1 Get data **d** from the main memory
- 2 Is entry valid? If so, **evict**
- 3 Then, set valid bit = 1, tag = **t**, data = **d** in entry **i**



Ex: 4-Byte DM Cache

Data to load in the register



- 1 Check the **index**
- 2 Check the **valid bit**
- 3 Check the **tag**
- 4 Get data **d** from the main memory

Data in the cache already

CACHE			
index	V	Tag	Data
11	0	xx	X
10	0	xx	X
01	0	xx	X
00	0	11	X

It's a cache miss!

MEMORY	
addr	Data
1111	P
1110	O
1101	N
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
0100	E
0011	D
0010	C
0001	B
0000	A

Ex: 4-Byte DM Cache

Data to load in the register



Data in the cache already

CACHE			
index	V	Tag	Data
11	0	xx	X
10	0	xx	X
01	0	xx	X
00	1	11	M

MEMORY

addr	Data
1111	P
1110	O
1101	N
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
0100	E
0011	D
0010	C
0001	B
0000	A

Load 1100

Cache miss! M from 1100 is now in the cache


Load 1101

Load 0100

Load 1100

Ex: 4-Byte DM Cache

Data to load in the register



Data in the cache already

CACHE			
index	V	Tag	Data
11	0	xx	X
10	0	xx	X
01	1	11	N
00	1	11	M

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Load 1100

Cache miss! **M** from 1100 is now in the cache

Load 1101

Cache miss! **N** from 1101 is now in the cache

Load 0100

Cache miss! Evict **M** and fill that line with **E** from 0100

Load 1100

Cache miss! Evict **E** and fill that line with **M** from 1100

Reducing cache misses by increasing block size

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

Load 1100

Load 1101

Load 0100

Load 1100

CACHE

index	V	Tag	Data
11	0	x	X X
10	0	x	X X
01	0	x	X X
00	0	x	X X

- 1 Check the **index** in the \$ (cache)
- 2 Check the **tag**
- 3 Check the **valid bit**

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

CACHE

index	V	Tag	Data
11	0	x	X X
10	1	1	M N
01	0	x	X X
00	0	x	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data
P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Load 1100

Cache miss! M from 1100 is now in the cache together with N from 1101

Load 1101

Load 0100

Load 1100

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

CACHE

index	V	Tag	Data
11	0	x	X X
10	1	1	M N
01	0	x	X X
00	0	x	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data
P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Load 1100

Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101

Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100

Cache miss! I evicted **M** and **N**. **E** from 0100 is now in the cache with **F** from 0101

Load 1100

Cache miss! I evicted **E** and **F**. **M** from 1100 is now in the cache with **N** from 1101

On to store misses

The write-back access algorithm

Cache can get out of synch with the main memory

- I need to add a **dirty bit**

Dirty Bit = 0 (clean) \longrightarrow in sync with the memory

Dirty Bit = 1 (dirty) \longrightarrow possibly out of sync with the memory

① Split the address between **tag t** and **index i**

② Check the entry **i**

③ Is it valid? If no, cache miss!

④ Is it the tag **t**? If no, cache miss!

⑤ Otherwise, cache hit!

⑥ If **store**, set **dirty = 1**

On miss, **fill** the cache:

① Get data **d** from the main memory

② Is entry valid? If so, **evict**

③ If **dirty = 1**, then **write-back**

④ Then, set valid bit = 1, tag = **t**, data = **d** in entry **i**,
dirty = 0

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

CACHE

index	V	D	Tag	Data
11	0	0	x	X X
10	0	0	x	X X
01	0	0	x	X X
00	0	0	x	X X

MEMORY

addr	Data
1111	P
1110	O
1101	N
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
0100	E
0011	D
0010	C
0001	B
0000	A

load 1100

store 1101

load 0100

- 1 Split the address between tag **t** and index **i**
- 2 Check the entry **i**
- 3 Is it valid? If no, cache miss!

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

CACHE

index	V	D	Tag	Data
11	0	0	x	X X
10	0	0	x	X X
01	0	0	x	X X
00	0	0	x	X X

MEMORY

addr	Data
1111	P
1110	O
1101	N
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
0100	E
0011	D
0010	C
0001	B
0000	A

On miss, **fill** the cache:

load 1100
store 1101
load 0100

- 1 Get data **d** from the main memory
- 2 Is entry valid? If so, **evict**
- 3 If **dirty = 1**, then **write-back**

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

CACHE

index	V	D	Tag	Data
11	0	0	x	X X
10	1	0	1	M N
01	0	0	x	X X
00	0	0	x	X X

MEMORY

addr	Data
1111	P
1110	O
1101	N
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
0100	E
0011	D
0010	C
0001	B
0000	A

load 1100

store 1101

load 0100

On miss, **fill** the cache:

- 1 Get data **d** from the main memory
- 2 Is entry valid? If so, **evict**
- 3 If **dirty = 1**, then **write-back**
- 4 Then, set valid bit = 1, tag = **t**, data = **d** in entry **i**, **dirty = 0**

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

index
 11
 → 10
 01
 00

CACHE

index	V	D	Tag	Data
11	0	0	x	X X
10	1	0	1	M N
01	0	0	x	X X
00	0	0	x	X X

MEMORY

addr
 1111
 1110
 1101
 1100
 1011
 1010
 1001
 1000
 0111
 0110
 0101
 0100
 0011
 0010
 0001
 0000

addr	Data
1111	P
1110	O
1101	N
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
0100	E
0011	D
0010	C
0001	B
0000	A

Let us assume store wants to put Q in 1101

load 1100

store 1101

load 0100

- 1 Split the address between tag **t** and index **i**
- 2 Check the entry **i**
- 3 Is it valid? Yes, cache hit!

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

CACHE

index	V	D	Tag	Data
11	0	0	x	X X
→ 10	1	1	1	M Q
01	0	0	x	X X
00	0	0	x	X X

MEMORY

addr	Data
1111	P
1110	O
1101	N
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
0100	E
0011	D
0010	C
0001	B
0000	A

Let us assume **store** wants to put **Q** in **1101**

load 1100

store 1101

load 0100

- 1 Split the address between **tag t** and **index i**
- 2 Check the entry **i**
- 3 Is it valid? Yes, cache hit!
- 4 If **store**, set **dirty = 1**

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

CACHE

index	V	D	Tag	Data
11	0	0	x	X X
→ 10	1	1	1	M Q
01	0	0	x	X X
00	0	0	x	X X

MEMORY

addr	Data
1111	P
1110	O
1101	N
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
0100	E
0011	D
0010	C
0001	B
0000	A

load 1100

store 1101

load 0100

- 1 Split the address between tag **t** and index **i**
- 2 Check the entry **i**
- 3 Is it valid? If not, cache miss!

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

CACHE

index	V	D	Tag	Data
11	0	0	x	X X
→ 10	1	1	1	M Q
01	0	0	x	X X
00	0	0	x	X X

MEMORY

addr	Data
1111	P
1110	O
1101	N
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
→ 0100	E
0011	D
0010	C
0001	B
0000	A

On miss, **fill** the cache:

- 1 Get data **d** from the main memory
- 2 Is entry valid? If so, **evict**

load 1100

store 1101

load 0100

Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

CACHE

index	V	D	Tag	Data
11	0	0	x	X X
10	1	1	1	M Q
01	0	0	x	X X
00	0	0	x	X X

MEMORY

addr	Data
1111	P
1110	O
1101	Q
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
0100	E
0011	D
0010	C
0001	B
0000	A

On miss, **fill** the cache:

- 1 Get data **d** from the main memory
- 2 Is entry valid? If so, **evict**
- 3 If **dirty = 1**, then **write-back**

load 1100

store 1101

load 0100



Ex: 8-Byte DM Cache

tag | index | offset

XXXXX

CACHE

index	V	D	Tag	Data
11	0	0	x	X X
→ 10	1	0	0	E F
01	0	0	x	X X
00	0	0	x	X X

MEMORY

addr	Data
1111	P
1110	O
1101	Q
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
→ 0100	E
0011	D
0010	C
0001	B
0000	A

On miss, **fill** the cache:

load 1100

store 1101

load 0100

① Get data **d** from the main memory

② Is entry valid? If so, **evict**

③ If **dirty = 1**, then **write-back**

④ Then, set valid bit = 1, tag = **t**, data = **d** in entry **i**,
dirty = 0

Core Ideas and Challenges

One line per address. One chance.

A **direct mapped cache** is like an assigned seat on the plane:

- If there are empty seats, you **must** still sit in your assigned one

Good things:

- It's energy efficient
- The hardware is simple
- The lookup is super fast

Core Ideas and Challenges

One line per address. One chance.

A **direct mapped cache** is like an assigned seat on the plane:

- If there are empty seats, you **must** still sit in your assigned one

Bad things:

- Conflict misses: if two **hot** addresses map to the **exact same** line → **thrash city!**
 - Cache **thrashing** is a thing:
 - You access A → evict B → then, access B → evict A → repeat until sanity is lost
- It can lead to trashing even with **good locality**

On to fully associative cache design

Fully Associative Cache

CACHE

V	Tag	Data
0	xxx	X X
1	110	M N
0	xxx	X X
0	xxx	X X

tag | offset

XXXX

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data
P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Fully associative design:

index is **no longer relevant** at all; **every cache entry could hold any address**

The address is split in **tag + byte offset** (no index)

A **fully associative cache** is like open seating on Southwest Airlines:

- Sit wherever you want

The access algorithm

CACHE

V	Tag	Data
0	xxx	X X
1	110	M N
0	xxx	X X
0	xxx	X X

tag | offset
XXXXX

MEMORY

addr
1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data
P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

1 Check every every cache line's tag in parallel

- ~~2~~ Split the address between **tag t** and **index i**
- ~~3~~ Check the entry **i**

- 3 Is it valid? If no, cache miss!
- 4 Is it the tag **t**? If no, cache miss!

4 Otherwise, cache hit!

2 If not valid OR not tag **t**, try other indeces

3 If no match (cache miss), **evict** some line and load new block



Replacement Policy

In an associative cache, you need to **pick which block to evict**:

- Least Recently Used (LRU)
- Not Most Recently Used (NMRU)

load 1100

load 1101

load 0100

load 1100

addr
1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

MEMORY

Data	
1111	P
1110	O
1101	N
1100	M
1011	L
1010	K
1001	J
1000	I
0111	H
0110	G
0101	F
0100	E
0011	D
0010	C
0001	B
0000	A

Ex: 8-Byte DM Cache

Replacement Policy:

- Least Recently Used (LRU)

tag | offset

XXXX

- 1 Check every every cache line's tag in parallel
- 2 If no valid bit or no tag **t**, then evict and load new line

Load 1100

Load 1101

Load 0100

Load 1100

CACHE

V	Tag	Data
0	xxx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Ex: 8-Byte DM Cache

Replacement Policy:

- Least Recently Used (LRU)

tag | offset

XXXX

- 1 Check every every cache line's tag in parallel
- 2 If no valid bit or no tag **t**, then evict and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101

Load 0100

Load 1100

CACHE

V	Tag	Data
1	110	M N
0	xxx	X X
0	xxx	X X
0	xxx	X X

MEMORY

addr

1111

1110

1101

1100

1011

1010

1001

1000

0111

0110

0101

0100

0011

0010

0001

0000

Data

P

O

N

M

L

K

J

I

H

G

F

E

D

C

B

A

Ex: 8-Byte DM Cache

Replacement Policy:

- Least Recently Used (LRU)

tag | offset

XXXX

- 1 Check every every cache line's tag in parallel
- 2 If no valid bit or no tag **t**, then evict and load new line

Load 1100

Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101

Load 0100

Load 1100

CACHE

V	Tag	Data
1	110	M N
0	xxx	X X
0	xxx	X X
0	xxx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Ex: 8-Byte DM Cache

Replacement Policy:

- Least Recently Used (LRU)

tag | offset

XXXX

- 1 Check every every cache line's tag in parallel
- 2 If no valid bit or no tag **t**, then evict and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100

Load 1100

CACHE

V	Tag	Data
1	110	M N
0	xxx	X X
0	xxx	X X
0	xxx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Ex: 8-Byte DM Cache

Replacement Policy:

- Least Recently Used (LRU)

tag | offset

XXXX

- 1 Check every every cache line's tag in parallel
- 2 If no valid bit or no tag **t**, then evict and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100

Load 1100

CACHE

V	Tag	Data
1	110	M N
0	xxx	X X
0	xxx	X X
0	xxx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Ex: 8-Byte DM Cache

Replacement Policy:

- Least Recently Used (LRU)

tag | offset

XXXX

- 1 Check every every cache line's tag in parallel
- 2 If no valid bit or no tag **t**, then evict and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100 Cache miss! **E** from 0100 is now in the cache together with **F** from 0101

Load 1100

CACHE

V	Tag	Data
1	110	M N
1	010	E F
0	xxx	X X
0	xxx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Ex: 8-Byte DM Cache

Replacement Policy:

- Least Recently Used (LRU)

tag | offset

XXXX

- 1 Check every every cache line's tag in parallel
- 2 If no valid bit or no tag **t**, then evict and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100 Cache miss! **E** from 0100 is now in the cache together with **F** from 0101

Load 1100

CACHE

V	Tag	Data
1	110	M N
1	010	E F
0	xxx	X X
0	xxx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

Ex: 8-Byte DM Cache

Replacement Policy:

- Least Recently Used (LRU)

tag | offset

XXXX

- 1 Check every every cache line's tag in parallel
- 2 If no valid bit or no tag **t**, then evict and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100 Cache miss! **E** from 0100 is now in the cache together with **F** from 0101

Load 1100 Cache hit! **M** from 1101 is **still** in the cache!

CACHE

V	Tag	Data
1	110	M N
1	010	E F
0	xxx	X X
0	xxx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

The cost of associativity:

In direct mapped, you look at **one entry**. In fully associative you look at **every entry** but fewer evictions!

On to set associative cache design (middleground)

Set Associative Cache

CACHE

MEMORY

WAY 0

WAY 1

addr

Data

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data	
P	
O	
N	
M	
L	
K	
J	
I	
H	
G	
F	
E	
D	
C	
B	
A	

index or set	V	Tag	Data
0	0	xx	X X
1	0	xx	X X

V	Tag	Data
0	xx	X X
0	xx	X X

Set associative design:

Divide the storage into sets of size 2^k

The cache has 2^k ways:

There are: $2^n / 2^k = 2^{n-k}$ sets

tag | index | offset

XXXX

Each set has one index; do the “associative” thing within each set

Other designs are special cases:

- Direct mapped: $k = 0$
- Fully associative: $k = n$

The access algorithm

CACHE

WAY 0

WAY 1

index or set	V	Tag	Data
0	0	xx	X X
1	0	xx	X X

V	Tag	Data
0	xx	X X
0	xx	X X

MEMORY

addr
 1111
 1110
 1101
 1100
 1011
 1010
 1001
 1000
 0111
 0110
 0101
 0100
 0011
 0010
 0001
 0000

Data
P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

① Check every cache line **in the set in parallel**

~~②~~ Split the address between **tag t** and **index i**

~~③~~ Check the entry **i**

tag | index | offset
 XXXXX

③ Is it valid? If no, cache miss!

④ Is it the tag **t**? If no, cache miss!

④ Otherwise, cache hit!

② If not valid OR not tag **t**, try other indices **in the set**

③ If no match (cache miss), **evict** some line **in the set** and load new block



tag | index | offset

XXXX

Set Associative Cache

CACHE

WAY 0

WAY 1

index or set	V	Tag	Data
0	0	xx	X X
1	0	xx	X X

V	Tag	Data
0	xx	X X
0	xx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data
P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

- 1 Check every cache line **in the set in parallel**
- 2 If no valid bit or no tag **t**, then evict **from the set** and load new line

Load 1100

Load 1101

Load 0100

Load 1100

tag | index | offset

XXXX

Set Associative Cache

CACHE

WAY 0

WAY 1

index or set	V	Tag	Data
0	1	11	M N
1	0	xx	X X

V	Tag	Data
0	xx	X X
0	xx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data
P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

- 1 Check every cache line **in the set in parallel**
- 2 If no valid bit or no tag **t**, then evict **from the set** and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101

Load 0100

Load 1100

tag | index | offset

XXXX

Set Associative Cache

CACHE

MEMORY

WAY 0

WAY 1

index or set	V	Tag	Data
0	1	11	M N
1	0	xx	X X

V	Tag	Data
0	xx	X X
0	xx	X X

addr

Data

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

- 1 Check every cache line **in the set in parallel**
- 2 If no valid bit or no tag **t**, then evict **from the set** and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100

Load 1100

tag | index | offset

XXXX

Set Associative Cache

CACHE

WAY 0

WAY 1

index or set	V	Tag	Data
0	1	11	M N
1	0	xx	X X

V	Tag	Data
0	xx	X X
0	xx	X X

MEMORY

addr

Data

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

- 1 Check every cache line **in the set in parallel**
- 2 If no valid bit or no tag **t**, then evict **from the set** and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100

Load 1100

tag | index | offset

XXXX

Set Associative Cache

CACHE

WAY 0

WAY 1

index or set	V	Tag	Data
0	1	11	M N
1	0	xx	X X

V	Tag	Data
1	01	E F
0	xx	X X

MEMORY

addr

Data

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

- 1 Check every cache line **in the set in parallel**
- 2 If no valid bit or no tag **t**, then evict **from the set** and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100 Cache miss! **E** from 0100 is now in the cache together with **F** from 0101

Load 1100

tag | index | offset

XXXX

Set Associative Cache

CACHE

WAY 0

WAY 1

index or set	V	Tag	Data
0	1	11	M N
1	0	xx	X X

V	Tag	Data
1	01	E F
0	xx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data
P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

- 1 Check every cache line **in the set in parallel**
- 2 If no valid bit or no tag **t**, then evict **from the set** and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100 Cache miss! **E** from 0100 is now in the cache together with **F** from 0101

Load 1100 Cache hit! **M** from 1101 is **still** in the cache!

tag | index | offset

XXXX

Set Associative Cache

CACHE

WAY 0

WAY 1

index or set	V	Tag	Data
0	1	11	M N
1	0	xx	X X

V	Tag	Data
1	01	E F
0	xx	X X

MEMORY

addr

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

Data
P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

- 1 Check every cache line **in the set in parallel**
- 2 If no valid bit or no tag **t**, then evict **from the set** and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100 Cache miss! **E** from 0100 is now in the cache together with **F** from 0101

Load 1100 Cache hit! **M** from 1101 is **still** in the cache!

Load 1010

tag | index | offset

XXXX

Set Associative Cache

CACHE

MEMORY

WAY 0

WAY 1

index or set	V	Tag	Data
0	1	11	M N
1	1	10	K L

V	Tag	Data
1	01	E F
0	xx	X X

addr

Data

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

- 1 Check every cache line **in the set in parallel**
- 2 If no valid bit or no tag **t**, then evict **from the set** and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100 Cache miss! **E** from 0100 is now in the cache together with **F** from 0101

Load 1100 Cache hit! **M** from 1101 is **still** in the cache!

Load 1010 Cache miss! **K** from 1010 is now in the cache together with **L** from 1011



tag | index | offset

XXXX

Set Associative Cache

CACHE

MEMORY

WAY 0

WAY 1

index or set	V	Tag	Data
0	1	11	M N
1	0	xx	X X

V	Tag	Data
1	01	E F
0	xx	X X

addr

Data

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

- 1 Check every cache line **in the set in parallel**
- 2 If no valid bit or no tag **t**, then evict **from the set** and load new line

Load 1100 Cache miss! **M** from 1100 is now in the cache together with **N** from 1101

Load 1101 Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**

Load 0100 Cache miss! **E** from 0100 is now in the cache together with **F** from 0101

Load 1100 Cache hit! **M** from 1101 is **still** in the cache!

Load 1000



tag | index | offset

XXXX

Set Associative Cache

CACHE

MEMORY

WAY 0

WAY 1

index or set	V	Tag	Data
0	1	10	I J
1	0	xx	X X

V	Tag	Data
1	01	E F
0	xx	X X

addr

Data

1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000

P
O
N
M
L
K
J
I
H
G
F
E
D
C
B
A

- 1 Check every cache line **in the set in parallel**
- 2 If no valid bit or no tag **t**, then evict **from the set** and load new line

- Load 1100** Cache miss! **M** from 1100 is now in the cache together with **N** from 1101
- Load 1101** Cache hit! **N** from 1101 is already in the cache! I moved it together with **M**
- Load 0100** Cache miss! **E** from 0100 is now in the cache together with **F** from 0101
- Load 1100** Cache hit! **M** from 1101 is **still** in the cache!
- Load 1000** Cache miss! I need to **evict** one line (LRU); then load **I** from 1000 in the cache together with **J** from 1001

Cache performance

Cache performance

Cache hit

- Data is in the cache
- t_{hit} = time to access data in the cache
- **Hit Rate (%)** = # cache hits / # cache accesses

Cache miss

- Data is **not** in the cache
- t_{miss} = time to access and retrieve data
- **Miss Rate (%)** = # cache misses / # cache accesses

Cache performance

The average access time t_{avg} :

$$t_{avg} = t_{hit} + \%_{miss} * t_{miss}$$

$$t_{avg} = 4 + 5\% * 100$$

$$t_{avg} = 9 \text{ cycles}$$

The average access time t_{avg} :

$$t_{avg} = t_{hit} + \%_{miss} * t_{miss}$$

$$t_{avg} = 1 \text{ ns} + 5\% * 50 \text{ ns}$$

$$t_{avg} = 3.5 \text{ ns}$$

Three types of cache misses (3 Cs):

- **Cold or Compulsory:** first access ever to a block
- **Capacity:** the cache is too small
- **Conflict:** mapping collision (esp. direct mapped), the associativity is too low