


Review: Femto Proc

CS 3410: Computer System Organization and Programming

Fall 2025



immediate





Processor Architecture



Instruction Format:

immediate



Processor Architecture



Instruction Format: immediate


$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Machine Code

11 0? 0000

0? 11 1000

10 0? ????



Processor Architecture



Instruction Format: immediate


$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Machine Code Mnemonic

11 0? 0000 wrimm A,

0? 11 1000 wrimm B,


10 0? ??? add A




Processor Architecture




Instruction memory



instruction word




Instruction memory




A red oval contains the text "How do you build a *real* processor?". A cartoon computer character is pointing at the word "real". Below the character is the text "instruction word".


| Addr | Data |
|------|------------|
| 0 | 11 00 0000 |
| 1 | 01 11 1000 |
| 2 | 10 00 0101 |
| 3 | ... |



Instruction memory



immediate



How do you build a
real processor?



RISC-V

CS 3410: Computer System Organization and Programming


Fall 2025




From FemtoProc to RISC-V





Instruction memory




instruction word








instruction word









32-bit instruction word

















The RISC-V Add Instruction

<https://github.com/riscv/riscv-isa-manual>

The RISC-V Instruction Set Manual Volume I

Unprivileged Architecture

Version 20250924: Intermediate Release



The RISC-V Add Instruction

The RISC-V Instruction Set Manual Volume I

Unprivileged Architecture

Version 20250924: Intermediate Release

<https://github.com/riscv/riscv-isa-manual>

A screenshot of the GitHub repository page for `riscv-isa-manual`. The page includes a large red arrow pointing to the 'Actions' tab in the top navigation bar. The repository details are as follows:

- Code: 231
- Issues: 231
- Pull requests: 24
- Actions: 24 (highlighted by a red arrow)
- Security: 0
- Insights: 0

The repository has the following statistics:

- Watch: 212
- Fork: 751
- Star: 4.3k

The code listing shows recent commits:

| Commit | Message | Time Ago |
|---|---|--------------|
| <code>fix zcmp/zcmt instruciton pages formattin...</code> | <code>9c5a66b</code> | 9 hours ago |
| <code>Merge branch 'main' into github_act...</code> | <code>tariqkurd-repo</code> | 2 weeks ago |
| <code>Fix trailing whitespace and line endi...</code> | <code>dependencies</code> | 6 months ago |
| <code>Need to use latest doc-resources sin...</code> | <code>docs-resources @ 1fb9a74</code> | 2 weeks ago |
| <code>yamlfmt in precommit now making ...</code> | <code>normative_rule_defs</code> | 2 weeks ago |
| <code>fix zcmp/zcmt instruciton pages for...</code> | <code>src</code> | 9 hours ago |
| <code>align with build workflow in docs-sp...</code> | <code>.gitignore</code> | last year |
| <code>align with build workflow in docs-sp...</code> | <code>.gitmodules</code> | last year |
| <code>Added --preserve-quotes to yamlfm...</code> | <code>.pre-commit-config.yaml</code> | 2 weeks ago |
| <code>pre-commit forbid tabs (#2005)</code> | <code>LICENSE</code> | 4 months ago |
| <code>Adding normative rule definition fil...</code> | <code>Makefile</code> | 2 weeks ago |
| <code>Add a link to the HTML snapshot of ...</code> | <code>README.md</code> | 6 months ago |
| <code>Hyphenate exception names (#1996)</code> | <code>marchid.md</code> | 5 months ago |
| <code>Made trivial change to tagging instr...</code> | <code>tagging_normative_rules.adoc</code> | 2 weeks ago |

On the right side, there are sections for About, Releases (465), Packages (no packages published), and Contributors (197). A red box highlights the 'Releases' section, which shows a latest release 'riscv-isa-rele...' made 9 hours ago, and a link to '+ 464 releases'.



The RISC-V Add Instruction

The RISC-V Instruction Set

Release riscv-isa-release-9c5a66b-2025-09-24 Latest

riscv-tech-admin released this 9 hours ago riscv-isa-rele... -o- 9c5a66b ✓

This release was created by: aswaterman
Release of RISC-V ISA, built from commit [9c5a66b](#), is now available.

▼ Assets 8

| | | |
|---|---------|-------------|
| riscv-privileged.epub | 906 KB | 9 hours ago |
| riscv-privileged.html | 2.22 MB | 9 hours ago |
| riscv-privileged.pdf | 1.37 MB | 9 hours ago |
| riscv-unprivileged.epub | 1.92 MB | 9 hours ago |
| riscv-unprivileged.html | 8.54 MB | 9 hours ago |
| riscv-unprivileged.pdf | 4.46 MB | 9 hours ago |
| Source code (zip) | | 9 hours ago |
| Source code (tar.gz) | | 9 hours ago |

<https://github.com/riscv/riscv-isa-manual>

Code Issues Pull requests Actions Security Insights

riscv-isa-manual Public Watch 212 Fork 751 Star 4.3k

main Go to file + <> Code

tariqkurd-repo fix zcmp/zcmt instruciton pages formattin... 9c5a66b · 9 hours ago

.github Merge branch 'main' into github_act... 2 weeks ago

dependencies Fix trailing whitespace and line endi... 6 months ago

docs-resources @ 1fb9a74 Need to use latest doc-resources sin... 2 weeks ago

normative_rule_defs yamlfmt in precommit now making ... 2 weeks ago

src fix zcmp/zcmt instruciton pages for... 9 hours ago

.gitignore align with build workflow in docs-sp... last year

.gitmodules align with build workflow in docs-sp... last year

.pre-commit-config.yaml Added --preserve-quotes to yamlfm... 2 weeks ago

LICENSE pre-commit for bid tabs (#2005) 4 months ago

Makefile Adding normative rule definition fil... 2 weeks ago

README.md Add a link to the HTML snapshot of ... 6 months ago

marchid.md Hyphenate exception names (#1996) 5 months ago

tagging_normative_rules.adoc Made trivial change to tagging instr... 2 weeks ago

About RISC-V Instruction Set Manual

riscv.org Readme CC-BY-4.0 license Activity Custom properties 4.3k stars 212 watching 751 forks Report repository

Releases 465 Release riscv-isa-rele... Latest + 464 releases

Packages No packages published

Contributors 197



The RISC-V Add Instruction

The RISC-V Instruction Set Manual Volume I

Unprivileged Architecture

Version 20250924: Intermediate Release



The RISC-V Add Instruction

2.4.2. Integer Register-Register Operations

RV32I defines several arithmetic R-type operations. All operations read the *rs1* and *rs2* registers as source operands and write the result into register *rd*. The *funct7* and *funct3* fields select the type of operation.

| 31 | funct7 | 25 24 | rs2 | 20 19 | rs1 | 15 14 | funct3 | 12 11 | rd | 7 | 6 | opcode | 0 |
|---------------|--------|-------|------|-------|------|-------|------------|-------|------|----|---|--------|---|
| 0 0 0 0 0 0 0 | 7 | src2 | 5 | src1 | 5 | 3 | ADD/SLT[U] | dest | 5 | OP | | | |
| 0 0 0 0 0 0 0 | src2 | src2 | src1 | src1 | src1 | 3 | AND/OR/XOR | dest | dest | OP | | | |
| 0 0 0 0 0 0 0 | src2 | src2 | src1 | src1 | src1 | 3 | SLL/SRL | dest | dest | OP | | | |
| 0 1 0 0 0 0 0 | src2 | src2 | src1 | src1 | src1 | 3 | SUB/SRA | dest | dest | OP | | | |

ADD performs the addition of *rs1* and *rs2*. SUB performs the subtraction of *rs2* from *rs1*. Overflows are ignored and the low XLEN bits of results are written to the destination *rd*. SLT and SLTU perform signed and unsigned compares respectively, writing 1 to *rd* if *rs1* < *rs2*, 0 otherwise. Note, SLTU *rd*, *x0*, *rs2* sets *rd* to 1 if *rs2* is not equal to zero, otherwise sets *rd* to zero (assembler pseudoinstruction SNEZ *rd*, *rs*). AND, OR, and XOR perform bitwise logical operations.

SLL, SRL, and SRA perform logical left, logical right, and arithmetic right shifts on the value in register *rs1* by the shift amount held in the lower 5 bits of register *rs2*.




The RISC-V Add Instruction

2.4.2. Integer Register-Register Operations

RV32I defines several arithmetic R-type operations. All operations read the *rs1* and *rs2* registers as source operands and write the result into register *rd*. The *funct7* and *funct3* fields select the type of operation.

| 31 | funct7 | 25 24 | rs2 | 20 19 | rs1 | 15 14 | funct3 | 12 11 | rd | 7 | 6 | opcode | 0 |
|---------------|--------|-------|------|-------|------------|-------|--------|-------|----|---|---|--------|---|
| 0 0 0 0 0 0 0 | src2 | 5 | src1 | 5 | ADD/SLT[U] | 3 | dest | 5 | OP | | | | |
| 0 0 0 0 0 0 0 | src2 | src1 | src1 | src1 | AND/OR/XOR | dest | dest | dest | OP | | | | |
| 0 0 0 0 0 0 0 | src2 | src1 | src1 | src1 | SLL/SRL | dest | dest | dest | OP | | | | |
| 0 1 0 0 0 0 0 | src2 | src1 | src1 | src1 | SUB/SRA | dest | dest | dest | OP | | | | |



32-bit
instruction
word


ADD performs the addition of *rs1* and *rs2*. SUB performs the subtraction of *rs2* from *rs1*. Overflows are ignored and the low XLEN bits of results are written to the destination *rd*. SLT and SLTU perform signed and unsigned compares respectively, writing 1 to *rd* if *rs1* < *rs2*, 0 otherwise. Note, SLTU *rd*, *x0*, *rs2* sets *rd* to 1 if *rs2* is not equal to zero, otherwise sets *rd* to zero (assembler pseudoinstruction SNEZ *rd*, *rs*). AND, OR, and XOR perform bitwise logical operations.

SLL, SRL, and SRA perform logical left, logical right, and arithmetic right shifts on the value in register *rs1* by the shift amount held in the lower 5 bits of register *rs2*.

The RISC-V Add Instruction

2.4.2. Integer Register-Register Operations

RV32I defines several arithmetic R-type operations. All operations read the *rs1* and *rs2* registers as source operands and write the result into register *rd*. The *funct7* and *funct3* fields select the type of operation.



ADD performs the addition of *rs1* and *rs2*. SUB performs the subtraction of *rs2* from *rs1*. Overflows are ignored and the low XLEN bits of results are written to the destination *rd*. SLT and SLTU perform signed and unsigned compares respectively, writing 1 to *rd* if *rs1* < *rs2*, 0 otherwise. Note, SLTU *rd*, *x0*, *rs2* sets *rd* to 1 if *rs2* is not equal to zero, otherwise sets *rd* to zero (assembler pseudoinstruction SNEZ *rd*, *rs*). AND, OR, and XOR perform bitwise logical operations.

SLL, SRL, and SRA perform logical left, logical right, and arithmetic right shifts on the value in register *rs1* by the shift amount held in the lower 5 bits of register *rs2*.


32-bit
instruction
word

two read
registers
src2: 0..31
src1: 0..31

The RISC-V Add Instruction

2.4.2. Integer Register-Register Operations

RV32I defines several arithmetic R-type operations. All operations read the *rs1* and *rs2* registers as source operands and write the result into register *rd*. The *funct7* and *funct3* fields select the type of operation.



32-bit
instruction
word

two **read**
registers

src2: 0..31

src1: 0..31

one **write** (destination) **register**
dest: 0..31

ADD performs the addition of *rs1* and *rs2*. SUB performs the subtraction of *rs2* from *rs1*. Overflows are ignored and the low XLEN bits of results are written to the destination *rd*. SLT and SLTU perform signed and unsigned compares respectively, writing 1 to *rd* if *rs1* < *rs2*, 0 otherwise. Note, SLTU *rd*, *x0*, *rs2* sets *rd* to 1 if *rs2* is not equal to zero, otherwise sets *rd* to zero (assembler pseudoinstruction SNEZ *rd*, *rs*). AND, OR, and XOR perform bitwise logical operations.


SLL, SRL, and SRA perform logical left, logical right, and arithmetic right shifts on the value in register *rs1* by the shift amount held in the lower 5 bits of register *rs2*.



The RISC-V Add Instruction

2.4.2. Integer Register-Register Operations

RV32I defines several arithmetic R-type operations. All operations read the *rs1* and *rs2* registers as source operands and write the result into register *rd*. The *funct7* and *funct3* fields select the type of operation.



ADD performs the addition of *rs1* and *rs2*. SUB performs the subtraction of *rs2* from *rs1*. Overflows are ignored and the low XLEN bits of results are written to the destination *rd*. SLT and SLTU perform signed and unsigned compares respectively, writing 1 to *rd* if *rs1* < *rs2*, 0 otherwise. Note, SLTU *rd*, *x0*, *rs2* sets *rd* to 1 if *rs2* is not equal to zero, otherwise sets *rd* to zero (assembler pseudoinstruction `SNEZ rd, rs`). AND, OR, and XOR perform bitwise logical operations.

SLL, SRL, and SRA perform logical left, logical right, and arithmetic right shifts on the value in register *rs1* by the shift amount held in the lower 5 bits of register *rs2*.

semantics

one write (destination) registers

dest: 0..31

(what the instruction actually does)

32-bit
instruction
word

**two read
registers**


src2: 0..31

src1: 0..31

The RISC-V Add Instruction

2.4.2. Integer Register-Register Operations

RV32I defines several arithmetic R-type operations. All operations read the *rs1* and *rs2* operands and write the result into register *rd*. The *funct7* and *funct3* fields select the operation.



Where is the mnemonic?

32-bit instruction word

two read registers

src2: 0..31

src1: 0..31

one write (destination) registers

dest: 0..31


semantics

(what the instruction actually does)

The RISC-V Add Instruction

2.4.2. Integer Register-Register Operations

RV32I defines several arithmetic R-type operations. All operations read the *rs1* and *rs2* operands and write the result into register *rd*. The *funct7* and *funct3* fields select the operation.



Where is the mnemonic?
What should *funct3* be?

32-bit
instruction
word

two **read**
registers

src2: 0..31

src1: 0..31

one **write** (destination) **register**

dest: 0..31

semantics

(what the instruction actually does)

The RISC-V Add Instruction: 2nd Try



The RISC-V Add Instruction: 2nd Try

<https://www.cs.cornell.edu/courses/cs3410/2025fa/>

The screenshot shows the homepage of the CS 3410 Fall 2025 course website. At the top, there is a navigation bar with icons for back, forward, refresh, and home, followed by the URL "www.cs.cornell.edu/courses/cs3410/2025fa/" and a star icon. Below the URL is a menu bar with links to "CS 3410 Fall 2025", "Schedule", "Syllabus", "Resources", "Calendar", "Staff", "ed", "Gradescope", and "float". The main title "Computer System Organization and Programming" is centered above the course details.

Computer System Organization and Programming

CS 3410 - Fall 2025 taught by Giulia Guidi and Kevin Laeufer

Lecture: MoWe 1:25pm-2:40pm ET, Uris Hall G01

Prelim: October 9, 2025 7:30 PM ET

Makeup Prelim: October 16, 2025 5:30 PM ET

Final: TBD

Makeup Final: TBD

| Week | Date | Lecture | Lab | Assignment |
|------|-------------|---|----------------------|--|
| 1 | Mon 8/25 | <ul style="list-style-type: none">• Intro (Notes)• 1+1=2 (Notes) | Lab 1: Nice to C You | <ul style="list-style-type: none">• A1: Printf (Due: Wed 9/3)• Introductory Survey due Friday 8/29• Week 1 Topic Mastery Quiz due Saturday 8/30• E0 - E4: Course Policies, SSH, Unix & Git, C Compilation, Makefiles due Sunday 9/7 |
| | Wed 8/27 | <ul style="list-style-type: none">• Numbers (Notes)• C Intro (Notes) | | |



The RISC-V Add Instruction: 2nd Try

<https://www.cs.cornell.edu/courses/cs3410/2025fa/>

A screenshot of a web browser displaying the Cornell University CS 3410 Fall 2025 course website. The URL in the address bar is https://www.cs.cornell.edu/courses/cs3410/2025fa/. The page title is "Computer System Organization and Programming". The navigation menu includes links for Schedule, Syllabus, Resources (which is highlighted with a red box), Calendar, Staff, ed, Gradescope, and float. The main content area contains information about the course, including lecture times, prelim and final exam dates, and a weekly schedule table.

Computer System Organization and Programming

CS 3410 - Fall 2025 taught by Giulia Guidi and Kevin Laeufer

Lecture: MoWe 1:25pm-2:40pm ET, Uris Hall G01

Prelim: October 9, 2025 7:30 PM ET

Makeup Prelim: October 16, 2025 5:30 PM ET

Final: TBD

Makeup Final: TBD

| Week | Date | Lecture | Lab | Assignment |
|------|-------------|---|----------------------|--|
| 1 | Mon 8/25 | <ul style="list-style-type: none">• Intro (Notes)• 1+1=2 (Notes) | Lab 1: Nice to C You | <ul style="list-style-type: none">• A1: Printf (Due: Wed 9/3)• Introductory Survey due Friday 8/29• Week 1 Topic Mastery Quiz due Saturday 8/30• E0 - E4: Course Policies, SSH, Unix & Git, C Compilation, Makefiles due Sunday 9/7 |
| | Wed 8/27 | <ul style="list-style-type: none">• Numbers (Notes)• C Intro (Notes) | | |



The RISC-V Add Instruction: 2nd Try

<https://www.cs.cornell.edu/courses/cs3410/2025fa/>

The screenshot shows two side-by-side browser windows. The left window displays the course homepage for CS 3410 Fall 2025. The right window shows the 'Resources' page for the same course. A red arrow points from the 'Resources' link in the top navigation bar of the left window to the 'Resources' section of the right window.

CS 3410 Fall 2025

Schedule Syllabus Resources Calendar

Computer System Organization

CS 3410 - Fall 2025 taught by Giulia Guidi a

| | |
|----------|--------------------------------------|
| Lecture: | MoWe 1:25pm-2:40pm ET, Uris Hall G01 |
| Prelim: | October 9, 2025 7:30 PM ET |
| Final: | TBD |

| Week | Date | Lecture |
|------|-------------|---|
| 1 | Mon 8/25 | <ul style="list-style-type: none">• Intro (Notes)• 1+1=2 (Notes) |
| | Wed 8/27 | <ul style="list-style-type: none">• Numbers (Notes)• C Intro (Notes) |

Lab 1:

Resources

RISC-V Infrastructure

RISC-V Infrastructure

Tools

- Unix Shell
- Git
- SSH
- Makefiles

C Programming

- Compilation
- Language Basics
- Basic Types
- Prototypes & Headers
- Control Flow
- Declared Types
- Bit Packing
- Pointers
- Arrays
- Strings
- Macros
- Memory Allocation

RISC-V Assembly

- RISC-V Assembly
- RISC-V ISA Reference



The RISC-V Add Instruction: 2nd Try

<https://www.cs.cornell.edu/courses/cs3410/2025fa/>

The screenshot shows two views of the Cornell CS 3410 Fall 2025 website. On the left, the main course page displays the title 'Computer System Organization' and a schedule for Fall 2025. A red arrow points from the 'Resources' link in the top navigation bar to the right-hand sidebar. On the right, the 'Resources' page is shown, featuring sections for 'RISC-V Infrastructure', 'Tools' (Unix Shell, Git, SSH, Makefiles), 'C Programming' (with a list of topics), and 'RISC-V Assembly' (with links to 'RISC-V Assembly' and 'RISC-V ISA Reference').

CS 3410 Fall 2025 Schedule Syllabus Resources Calendar

Computer System Organization

CS 3410 - Fall 2025 taught by Giulia Guidi a

| | |
|----------|--------------------------------------|
| Lecture: | MoWe 1:25pm-2:40pm ET, Uris Hall G01 |
| Prelim: | October 9, 2025 7:30 PM ET |
| Final: | TBD |

| Week | Date | Lecture |
|------|----------|---|
| 1 | Mon 8/25 | <ul style="list-style-type: none">• Intro (Notes)• 1+1=2 (Notes) |
| | Wed 8/27 | <ul style="list-style-type: none">• Numbers (Notes)• C Intro (Notes) |

Resources

RISC-V Infrastructure

RISC-V Infrastructure

Tools

- Unix Shell
- Git
- SSH
- Makefiles

C Programming

- Compilation
- Language Basics
- Basic Types
- Prototypes & Headers
- Control Flow
- Declared Types
- Bit Packing
- Pointers
- Arrays
- Strings
- Macros
- Memory Allocation

RISC-V Assembly

- RISC-V Assembly
- RISC-V ISA Reference





RISC-V ISA Reference

Instruction Encoding Templates

| | 31 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 |
|--------|-----------------------|----|----|------------------------------------|------------|----|---------------|----|----|-----------|-----------------------|---|
| R-type | <i>funct7</i> | | | <i>rs2</i> | | | | | | <i>rd</i> | | |
| I-type | | | | <i>imm[11:0]</i> | | | | | | | | |
| S-Type | <i>imm[11:5]</i> | | | | <i>rs1</i> | | <i>funct3</i> | | | | <i>imm[4:0]</i> | |
| B-type | <i>imm[12 10:5]</i> | | | <i>rs2</i> | | | | | | | <i>imm [4:1 11]</i> | |
| J-type | | | | <i>imm[20 10:1 11 19:12]</i> | | | | | | | | |
| U-type | | | | <i>imm[31:12]</i> | | | | | | <i>rd</i> | | |

RV32I Base Integer Instruction Set


Arithmetic Instructions

| | Instruction | Name | Description | Opcode | Funct3 | Funct7 |
|--|-----------------------------|------|---------------------------|----------|--------|----------|
| | <code>add rd rs1 rs2</code> | ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |

The RISC-V Add Instruction: 2nd Try

<https://www.cs.cornell.edu/courses/cs3410/2025fa/>


| Instruction | Name | Description | Opcode | Funct3 | Funct7 |
|----------------|----------|---------------------------|----------|--------|----------|
| add rd rs1 rs2 | ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |
| sub rd rs1 rs2 | SUBTRACT | $R[rd] = R[rs1] - R[rs2]$ | 011 0011 | 000 | 010 0000 |



The RISC-V Add Instruction: 2nd Try

<https://www.cs.cornell.edu/courses/cs3410/2025fa/>

| Instruction | Name | Description | Opcode | Funct3 | Funct7 |
|----------------|----------|---------------------------|----------|--------|----------|
| add rd rs1 rs2 | ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |
| sub rd rs1 rs2 | SUBTRACT | $R[rd] = R[rs1] - R[rs2]$ | 011 0011 | 000 | 010 0000 |



Assembling machine code



The RISC-V Add Instruction: 2nd Try

<https://www.cs.cornell.edu/courses/cs3410/2025fa/>

| Instruction | Name | Description | Opcode | Funct 3 | Funct7 |
|----------------|----------|---------------------------|----------|---------|----------|
| add rd rs1 rs2 | ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |
| sub rd rs1 rs2 | SUBTRACT | $R[rd] = R[rs1] - R[rs2]$ | 011 0011 | 000 | 010 0000 |

R-type

31 25 24 20 19 15 14 12 11 7 6 0

funct7 funct3 rd opcode

rs2 rs1

Assembling machine code

1. Fill in constants.



The RISC-V Add Instruction: 2nd Try

<https://www.cs.cornell.edu/courses/cs3410/2025fa/>

| Instruction | Name | Description | Opcode | Funct 3 | Funct7 |
|----------------|----------|---------------------------|----------|---------|----------|
| add rd rs1 rs2 | ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |
| sub rd rs1 rs2 | SUBTRACT | $R[rd] = R[rs1] - R[rs2]$ | 011 0011 | 000 | 010 0000 |

R-type

31 25 24 20 19 15 14 12 11 7 6 0

funct7 rs2 funct3 rd opcode

Assembling machine code

1. Fill in constants.
2. Read + write register numbers: 0..31
(in binary!)



The RISC-V Add Instruction: 2nd Try

<https://www.cs.cornell.edu/courses/cs3410/2025fa/>

| Instruction | Name | Description | Opcode | Funct3 | Funct7 |
|----------------|----------|---------------------------|----------|--------|----------|
| add rd rs1 rs2 | ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |
| sub rd rs1 rs2 | SUBTRACT | $R[rd] = R[rs1] - R[rs2]$ | 011 0011 | 000 | 010 0000 |

| | | | | | | | | | | | | |
|--------|--------|----|-----|----|-----|----|---------|----|----|---|--------|---|
| 31 | | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 |
| R-type | funct7 | | rs2 | | rs1 | | funct 3 | | rd | | opcode | |

Semantics: How do I execute the instruction?



The RISC-V Add Instruction: 2nd Try

<https://www.cs.cornell.edu/courses/cs3410/2025fa/>


| Instruction | Name | Description | Opcode | Funct3 | Funct7 |
|----------------|----------|-------------------------|----------|--------|----------|
| add rd rs1 rs2 | ADD | R[rd] = R[rs1] + R[rs2] | 011 0011 | 000 | 000 0000 |
| sub rd rs1 rs2 | SUBTRACT | R[rd] = R[rs1] - R[rs2] | 011 0011 | 000 | 010 0000 |

| | | | | | | | | | | | | |
|--------|--------|----|-----|----|-----|----|---------|----|----|---|--------|---|
| 31 | | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 |
| R-type | funct7 | | rs2 | | rs1 | | funct 3 | | rd | | opcode | |

Semantics: How do I execute the instruction?




Executing add x10, x10, x11




Executing add x10, x10, x11

| Instruction | Name | Description | Opcode | Funct3 | Funct7 |
|----------------|----------|---------------------------|----------|--------|----------|
| add rd rs1 rs2 | ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |
| sub rd rs1 rs2 | SUBTRACT | $R[rd] = R[rs1] - R[rs2]$ | 011 0011 | 000 | 010 0000 |



Executing add x10, x10, x11


| Instruction | Name | Description | Opcode | Funct3 | Funct7 |
|----------------|----------|-------------------------|----------|--------|----------|
| add rd rs1 rs2 | ADD | R[rd] = R[rs1] + R[rs2] | 011 0011 | 000 | 000 0000 |
| sub rd rs1 rs2 | SUBTRACT | R[rd] = R[rs1] - R[rs2] | 011 0011 | 000 | 010 0000 |



Semantics: $R[10] = R[10] + R[11]$




Executing add x10, x10, x11




$$\text{Semantics: } R[10] = R[10] + R[11]$$

Executing add x10, x10, x11



$$\text{Semantics: } R[10] = R[10] + R[11]$$


Executing add x10, x10, x11



Semantics: $R[10] = R[10] + R[11]$




Executing add x10, x10, x11




Semantics: $R[10] = R[10] + R[11]$



Executing add x10, x10, x11




| Name | Description | Opcode | Funct 3 | Funct7 |
|----------|---------------------------|----------|---------|----------|
| ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |
| SUBTRACT | $R[rd] = R[rs1] - R[rs2]$ | 011 0011 | 000 | 010 0000 |



Semantics: $R[10] = R[10] + R[11]$




Executing add x10, x10, x11



Recognize add

Question:
Which bits of the instruction do we need to look at to tell that it is an “R-type” add instruction?




PollEv.com/
cs3410




Cornell Bowers CIS
Computer Science

Executing add x10, x10, x11



| Name | Description | Opcode | Funct 3 | Funct7 |
|----------|---------------------------|----------|---------|----------|
| ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |
| SUBTRACT | $R[rd] = R[rs1] - R[rs2]$ | 011 0011 | 000 | 010 0000 |




Recognize add

- $inst[31:25] = funct7 = 0$


Semantics: $R[10] = R[10] + R[11]$



Executing add x10, x10, x11



| Name | Description | Opcode | Funct 3 | Funct7 |
|----------|---------------------------|----------|------------|----------|
| ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |
| SUBTRACT | $R[rd] = R[rs1] - R[rs2]$ | 011 0011 | 000 | 010 0000 |




Recognize add

- $inst[31:25] = funct7 = 0$
- $inst[14:12] = funct3 = 0$

Semantics: $R[10] = R[10] + R[11]$




Executing add x10, x10, x11



| Name | Description | Opcode | Funct 3 | Funct7 |
|----------|---------------------------|----------|---------|----------|
| ADD | $R[rd] = R[rs1] + R[rs2]$ | 011 0011 | 000 | 000 0000 |
| SUBTRACT | $R[rd] = R[rs1] - R[rs2]$ | 011 0011 | 000 | 010 0000 |


- Recognize add**
- $inst[31:25] = funct7 = 0$
 - $inst[14:12] = funct3 = 0$
 - $inst[6:0] = opcode = 110011_2$




Semantics: $R[10] = R[10] + R[11]$




Executing add x10, x10, x11




Executing add x10, x10, x11



Executing add x10, x10, x11




Executing add x10, x10, x11



Semantics: $R[10] = R[10] + R[11]$




Executing add x10, x10, x11




$$\text{Semantics: } R[10] = R[10] + R[11]$$




Executing add x10, x10, x11



$$\text{Semantics: } R[10] = R[10] + R[11]$$




Executing add x10, x10, x11



Semantics: $R[10] = R[10] + R[11]$




Executing add x10, x10, x11



$$\text{Semantics: } R[10] = R[10] + R[11]$$

Executing add x10, x10, x11

1. add x10, x10, x11




$$\text{Semantics: } R[10] = R[10] + R[11]$$



Executing add x10, x10, x11

1. add x10, x10, x11




Semantics: $R[10] = R[10] + R[11]$




Executing add x10, x10, x11


1. add x10, x10, x11





Executing add x10, x10, x11



Executing add x10, x10, x11



Executing add x10, x10, x11



Instruction

add x10, x10, x11



Instruction

Operands

add x10, x10, x11



Instruction

Destination

Operands

add x10, x10, x11



Instruction

Destination

Operands

add x10, x10, x11

Can reuse registers as source and destination



Registers

- RISC-V has 32 registers
 - Each stores 64-bit integers

| Register name | Symbolic name | Description |
|----------------------|---------------|--------------------------------------|
| 32 integer registers | | |
| x0 | zero | Always zero |
| x1 | ra | Return address |
| x2 | sp | Stack pointer |
| x3 | gp | Global pointer |
| x4 | tp | Thread pointer |
| x5 | t0 | Temporary / alternate return address |
| x6–7 | t1–2 | Temporaries |
| x8 | s0/fp | Saved register / frame pointer |
| x9 | s1 | Saved register |
| x10–11 | a0–1 | Function arguments / return values |
| x12–17 | a2–7 | Function arguments |
| x18–27 | s2–11 | Saved registers |
| x28–31 | t3–6 | Temporaries |



Registers

- RISC-V has 32 registers
 - Each stores 64-bit integers
 - Different registers are used for different purposes

| Register name | Symbolic name | Description |
|----------------------|---------------|--------------------------------------|
| 32 integer registers | | |
| x0 | zero | Always zero |
| x1 | ra | Return address |
| x2 | sp | Stack pointer |
| x3 | gp | Global pointer |
| x4 | tp | Thread pointer |
| x5 | t0 | Temporary / alternate return address |
| x6–7 | t1–2 | Temporaries |
| x8 | s0/fp | Saved register / frame pointer |
| x9 | s1 | Saved register |
| x10–11 | a0–1 | Function arguments / return values |
| x12–17 | a2–7 | Function arguments |
| x18–27 | s2–11 | Saved registers |
| x28–31 | t3–6 | Temporaries |



Registers

- RISC-V has 32 registers
 - Each stores 64-bit integers
 - Different registers are used for different purposes
 - mostly just by convention

| Register name | Symbolic name | Description |
|----------------------|---------------|--------------------------------------|
| 32 integer registers | | |
| x0 | zero | Always zero |
| x1 | ra | Return address |
| x2 | sp | Stack pointer |
| x3 | gp | Global pointer |
| x4 | tp | Thread pointer |
| x5 | t0 | Temporary / alternate return address |
| x6–7 | t1–2 | Temporaries |
| x8 | s0/fp | Saved register / frame pointer |
| x9 | s1 | Saved register |
| x10–11 | a0–1 | Function arguments / return values |
| x12–17 | a2–7 | Function arguments |
| x18–27 | s2–11 | Saved registers |
| x28–31 | t3–6 | Temporaries |



Registers

- RISC-V has 32 registers
 - Each stores 64-bit integers
 - Different registers are used for different purposes
 - mostly just by convention
 - will cover details when discussing “calling convention”

| Register name | Symbolic name | Description |
|----------------------|---------------|--------------------------------------|
| 32 integer registers | | |
| x0 | zero | Always zero |
| x1 | ra | Return address |
| x2 | sp | Stack pointer |
| x3 | gp | Global pointer |
| x4 | tp | Thread pointer |
| x5 | t0 | Temporary / alternate return address |
| x6–7 | t1–2 | Temporaries |
| x8 | s0/fp | Saved register / frame pointer |
| x9 | s1 | Saved register |
| x10–11 | a0–1 | Function arguments / return values |
| x12–17 | a2–7 | Function arguments |
| x18–27 | s2–11 | Saved registers |
| x28–31 | t3–6 | Temporaries |



Registers

- RISC-V has 32 registers
 - Each stores 64-bit integers
 - Different registers are used for different purposes
 - mostly just by convention
 - will cover details when discussing “calling convention”
 - **x0** is always zero!

| Register name | Symbolic name | Description |
|----------------------|---------------|--------------------------------------|
| 32 integer registers | | |
| x0 | zero | Always zero |
| x1 | ra | Return address |
| x2 | sp | Stack pointer |
| x3 | gp | Global pointer |
| x4 | tp | Thread pointer |
| x5 | t0 | Temporary / alternate return address |
| x6–7 | t1–2 | Temporaries |
| x8 | s0/fp | Saved register / frame pointer |
| x9 | s1 | Saved register |
| x10–11 | a0–1 | Function arguments / return values |
| x12–17 | a2–7 | Function arguments |
| x18–27 | s2–11 | Saved registers |
| x28–31 | t3–6 | Temporaries |




Registers

- RISC-V has 32 registers

| Register name | Symbolic name | Description |
|----------------------|---------------|----------------|
| 32 integer registers | | |
| x0 | zero | Always zero |
| x1 | ra | Return address |
| x2 | sp | Stack pointer |

2.4.3. NOP Instruction




The NOP instruction does not change any architecturally visible state, except for advancing the `pc` and incrementing any applicable performance counters. NOP is encoded as ADDI $x0, x0, 0$.

CONVENTION

- **x0** is always zero!

Instructions beyond “add”



Instruction Types

Arithmetic

- add, subtract, shift left, shift right, multiply, divide

Memory

- load value from memory to a register
- store value to memory from a register

Control flow

- conditional jumps (branches)
- jump and link (subroutine call)

Many other instructions are possible

- vector add/sub/mul/div, string operations
- manipulate coprocessor
- I/O



RISC-V Instruction Types

Arithmetic/Logical

- **R-type:** result and two source registers, shift amount
- **I-type:** result and source register, shift amount in 12-bit immediate with sign/zero extension
- **U-type:** result register, 20-bit immediate with sign/zero extension

Memory Access

- **I-type** for loads and **S-type** for stores
- load/store between registers and memory
- word, half-word and byte operations

Control flow

- **S-type:** conditional branches: pc-relative addresses
- **U-type:** jump-and-link
- **I-type:** jump-and-link register



R-Type (1): Arithmetic and Logic



| funct7 | funct3 | mnemonic | description |
|---------|--------|------------------|--------------------------------|
| 0000000 | 000 | ADD rd, rs1, rs2 | $R[rd] = R[rs1] + R[rs2]$ |
| 0100000 | 000 | SUB rd, rs1, rs2 | $R[rd] = R[rs1] - R[rs2]$ |
| 0000000 | 110 | OR rd, rs1, rs2 | $R[rd] = R[rs1] \mid R[rs2]$ |
| 0000000 | 100 | XOR rd, rs1, rs2 | $R[rd] = R[rs1] \oplus R[rs2]$ |



R-Type (1): Arithmetic and Logic

00000000011001000100001000110011
31 25 24 20 19 15 14 12 11 7 6 0
funct7 rs2 rs1 funct3 rd op
7 bits 5 bits 5 bits 3 bits 5 bits 7 bits

| funct7 | funct3 | mnemonic | description |
|---------|--------|------------------|--------------------------------|
| 0000000 | 000 | ADD rd, rs1, rs2 | $R[rd] = R[rs1] + R[rs2]$ |
| 0100000 | 000 | SUB rd, rs1, rs2 | $R[rd] = R[rs1] - R[rs2]$ |
| 0000000 | 110 | OR rd, rs1, rs2 | $R[rd] = R[rs1] \mid R[rs2]$ |
| 0000000 | 100 | XOR rd, rs1, rs2 | $R[rd] = R[rs1] \oplus R[rs2]$ |



R-Type (1): Arithmetic and Logic

00000000011001000100001000110011
31 25 24 20 19 15 14 12 11 7 6 0
funct7 rs2 rs1 funct3 rd op
7 bits 5 bits 5 bits 3 bits 5 bits 7 bits



| funct7 | funct3 | mnemonic | description |
|---------|--------|------------------|--------------------------------|
| 0000000 | 000 | ADD rd, rs1, rs2 | $R[rd] = R[rs1] + R[rs2]$ |
| 0100000 | 000 | SUB rd, rs1, rs2 | $R[rd] = R[rs1] - R[rs2]$ |
| 0000000 | 110 | OR rd, rs1, rs2 | $R[rd] = R[rs1] \mid R[rs2]$ |
| 0000000 | 100 | XOR rd, rs1, rs2 | $R[rd] = R[rs1] \oplus R[rs2]$ |



R-Type (1): Arithmetic and Logic

00000000011001000100001000110011
31 25 24 20 19 15 14 12 11 7 6 0
funct7 rs2 rs1 funct3 rd op
7 bits 5 bits 5 bits 3 bits 5 bits 7 bits



| funct7 | funct3 | mnemonic | description |
|---------|--------|------------------|--------------------------------|
| 0000000 | 000 | ADD rd, rs1, rs2 | $R[rd] = R[rs1] + R[rs2]$ |
| 0100000 | 000 | SUB rd, rs1, rs2 | $R[rd] = R[rs1] - R[rs2]$ |
| 0000000 | 110 | OR rd, rs1, rs2 | $R[rd] = R[rs1] \mid R[rs2]$ |
| 0000000 | 100 | XOR rd, rs1, rs2 | $R[rd] = R[rs1] \oplus R[rs2]$ |

#XOR



R-Type (1): Arithmetic and Logic

00000000011001000100001000110011
31 25 24 20 19 15 14 12 11 7 6 0
funct7 rs2 rs1 funct3 rd op
7 bits 5 bits 5 bits 3 bits 5 bits 7 bits



| funct7 | funct3 | mnemonic | description |
|---------|--------|------------------|--------------------------------|
| 0000000 | 000 | ADD rd, rs1, rs2 | $R[rd] = R[rs1] + R[rs2]$ |
| 0100000 | 000 | SUB rd, rs1, rs2 | $R[rd] = R[rs1] - R[rs2]$ |
| 0000000 | 110 | OR rd, rs1, rs2 | $R[rd] = R[rs1] \mid R[rs2]$ |
| 0000000 | 100 | XOR rd, rs1, rs2 | $R[rd] = R[rs1] \oplus R[rs2]$ |

#XOR x4
rd



R-Type (1): Arithmetic and Logic

00000000011001000100001000110011
31 25 24 20 19 15 14 12 11 7 6 0
funct7 rs2 rs1 funct3 rd op
7 bits 5 bits 5 bits 3 bits 5 bits 7 bits



| funct7 | funct3 | mnemonic | description |
|---------|--------|------------------|--------------------------------|
| 0000000 | 000 | ADD rd, rs1, rs2 | $R[rd] = R[rs1] + R[rs2]$ |
| 0100000 | 000 | SUB rd, rs1, rs2 | $R[rd] = R[rs1] - R[rs2]$ |
| 0000000 | 110 | OR rd, rs1, rs2 | $R[rd] = R[rs1] \mid R[rs2]$ |
| 0000000 | 100 | XOR rd, rs1, rs2 | $R[rd] = R[rs1] \oplus R[rs2]$ |

#XOR x4, x8
rd, rs1



R-Type (1): Arithmetic and Logic

00000000011001000100001000110011
31 25 24 20 19 15 14 12 11 7 6 0
funct7 rs2 rs1 funct3 rd op
7 bits 5 bits 5 bits 3 bits 5 bits 7 bits



| funct7 | funct3 | mnemonic | description |
|---------|--------|------------------|--------------------------------|
| 0000000 | 000 | ADD rd, rs1, rs2 | $R[rd] = R[rs1] + R[rs2]$ |
| 0100000 | 000 | SUB rd, rs1, rs2 | $R[rd] = R[rs1] - R[rs2]$ |
| 0000000 | 110 | OR rd, rs1, rs2 | $R[rd] = R[rs1] \mid R[rs2]$ |
| 0000000 | 100 | XOR rd, rs1, rs2 | $R[rd] = R[rs1] \oplus R[rs2]$ |

#XOR x4, x8, x6
rd, rs1, rs2



R-Type (1): Arithmetic and Logic

00000000011001000100001000110011
31 25 24 20 19 15 14 12 11 7 6 0
funct7 rs2 rs1 funct3 rd op
7 bits 5 bits 5 bits 3 bits 5 bits 7 bits

| funct7 | funct3 | mnemonic | description |
|---------|--------|------------------|--------------------------------|
| 0000000 | 000 | ADD rd, rs1, rs2 | $R[rd] = R[rs1] + R[rs2]$ |
| 0100000 | 000 | SUB rd, rs1, rs2 | $R[rd] = R[rs1] - R[rs2]$ |
| 0000000 | 110 | OR rd, rs1, rs2 | $R[rd] = R[rs1] \mid R[rs2]$ |
| 0000000 | 100 | XOR rd, rs1, rs2 | $R[rd] = R[rs1] \oplus R[rs2]$ |



example: $x4 = x8 \oplus x6$ #XOR x4, x8, x6
 rd, rs1, rs2



Aside: Truncation

- Suppose we want to convert an 8-bit value into a 4-bit value

0000 0111 = 7



Aside: Truncation

- Suppose we want to convert an 8-bit value into a 4-bit value

0000 0111 = 7 = 0111



Aside: Truncation

- Suppose we want to convert an 8-bit value into a 4-bit value

0000 0111 = 7 = 0111

0000 1111 = 15



Aside: Truncation

- Suppose we want to convert an 8-bit value into a 4-bit value

0000 0111 = 7 = 0111

0000 1111 = 15 ≠ 1111 (-1)



Aside: Zero-Extension

- Suppose we want to convert a 4-bit number into an 8-bit number

1 = 0001



Aside: Zero-Extension

- Suppose we want to convert a 4-bit number into an 8-bit number

1 = 0001 = 0000 0001



Aside: Sign-Extension

- Suppose we want to convert a 4-bit *negative* number into an 8-bit number

$$-1 = 1111$$

Remember negative numbers are encoded using **Two's Complement!**



Aside: Sign-Extension

- Suppose we want to convert a 4-bit *negative* number into an 8-bit number

$$-1 = 1111$$

$$-1 = 1111\ 1111$$



Aside: Sign-Extension

- Suppose we want to convert a 4-bit *negative* number into an 8-bit number

$$-1 = 1111$$

$$-1 = 1111\ 1111$$

$$-(-1) = !(1111\ 1111) + 1$$



Aside: Sign-Extension

- Suppose we want to convert a 4-bit *negative* number into an 8-bit number

$$-1 = 1111$$

$$-1 = 1111\ 1111$$

$$\begin{aligned}-(-1) &= !(1111\ 1111) + 1 \\ &= 0 + 1 \\ &= 1\end{aligned}$$



Aside: Sign-Extension

- Suppose we want to convert a 4-bit *negative* number into an 8-bit number

$$-1 = \textcircled{1}111$$

$$-1 = 1111\ 1111$$

$$\begin{aligned}-(-1) &= !(1111\ 1111) + 1 \\ &= 0 + 1 \\ &= 1\end{aligned}$$



Aside: Sign-Extension

- Suppose we want to convert a 4-bit *negative* number into an 8-bit number

$$\begin{aligned}-1 &= \textcircled{1}111 \\ -1 &= 1111 \textcircled{1}111\end{aligned}$$

$$\begin{aligned}-(-1) &= !(1111 \ 1111) + 1 \\ &= 0 + 1 \\ &= 1\end{aligned}$$



Aside: Sign-Extension

- Suppose we want to convert a 4-bit *negative* number into an 8-bit number

$$\begin{aligned}-1 &= \mathbf{1111} \\ -1 &= \mathbf{1111} \mathbf{1111} \\ -(-1) &= !(1111 \ 1111) + 1 \\ &= 0 + 1 \\ &= 1\end{aligned}$$

The diagram shows the conversion of the 4-bit binary representation of -1, which is 1111, into an 8-bit representation. A red circle highlights the 4-bit value 1111. A red arrow points from this circle to the next 4-bit value, 1111, which is also enclosed in a red circle. This indicates that the sign bit (the most significant bit) is copied to all the lower-order bits to create a full 8-bit two's complement representation of -1.



Aside: Sign-Extension

- Suppose we want to convert a 4-bit *negative* number into an 8-bit number

$$-1 = 1111 = \textcolor{green}{1111} \textcolor{green}{1111}$$

The MSB bit (i.e., the sign-bit!) is copied!



Aside: Truncation & Extension

- **Truncation** decreases the size of a value



Aside: Truncation & Extension

- **Truncation** *decreases* the size of a value
- **Extension** *increases* the size of a value



Aside: Truncation & Extension

- **Truncation** *decreases* the size of a value
- **Extension** *increases* the size of a value
 - **Zero-extension** fills upper bits with 0
 - Used to extend *unsigned* numbers



Aside: Truncation & Extension

- **Truncation** decreases the size of a value
- **Extension** increases the size of a value
 - **Zero-extension** fills upper bits with 0
 - Used to extend *unsigned* numbers
 - **Sign-extension** fills upper bits with *copies of the most-significant bit*
 - Used to extend *signed* numbers




I-Type (1): Arithmetic w/ immediates



| funct3 | mnemonic | description |
|--------|-------------------|--|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + \text{sign_extend}(imm)$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& \text{sign_extend}(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] \mid \text{sign_extend}(imm)$ |




I-Type (1): Arithmetic w/ immediates



| funct3 | mnemonic | description |
|--------|-------------------|--|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + \text{sign_extend}(imm)$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& \text{sign_extend}(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] \mid \text{sign_extend}(imm)$ |




I-Type (1): Arithmetic w/ immediates



| funct3 | mnemonic | description |
|--------|-------------------|--|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + \text{sign_extend}(imm)$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& \text{sign_extend}(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] \mid \text{sign_extend}(imm)$ |



I-Type (1): Arithmetic w/ immediates



| funct3 | mnemonic | description |
|--------|-------------------|--|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + \text{sign_extend}(imm)$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& \text{sign_extend}(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] \mid \text{sign_extend}(imm)$ |



I-Type (1): Arithmetic w/ immediates

00000000010100110000001100010011
31 20 19 15 14 12 11 7 6 0
imm rs1 funct3 rd op
12 bits 5 bits 3 bits 5 bits 7 bits

| funct3 | mnemonic | description |
|--------|-------------------|---------------------------------------|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + imm$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& sign_extend(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] sign_extend(imm)$ |



I-Type (1): Arithmetic w/ immediates

00000000010100110000001100010011
31 20 19 15 14 12 11 7 6 0
imm rs1 funct3 rd op
12 bits 5 bits 3 bits 5 bits 7 bits

| funct3 | mnemonic | description |
|--------|-------------------|---------------------------------------|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + imm$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& sign_extend(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] sign_extend(imm)$ |

ADDI



I-Type (1): Arithmetic w/ immediates

00000000010100110000001100010011
31 20 19 15 14 12 11 7 6 0
imm rs1 funct3 rd op
12 bits 5 bits 3 bits 5 bits 7 bits

| funct3 | mnemonic | description |
|--------|-------------------|---------------------------------------|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + imm$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& sign_extend(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] sign_extend(imm)$ |

ADDI x6,
rd,



I-Type (1): Arithmetic w/ immediates

00000000010100110000001100010011
31 20 19 15 14 12 11 7 6 0
imm rs1 funct3 rd op
12 bits 5 bits 3 bits 5 bits 7 bits

| funct3 | mnemonic | description |
|--------|-------------------|---------------------------------------|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + imm$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& sign_extend(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] sign_extend(imm)$ |

ADDI x6, x6
rd, rs1



I-Type (1): Arithmetic w/ immediates

00000000010100110000001100010011
31 20 19 15 14 12 11 7 6 0
imm rs1 funct3 rd op
12 bits 5 bits 3 bits 5 bits 7 bits

| funct3 | mnemonic | description |
|--------|-------------------|---------------------------------------|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + imm$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& sign_extend(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] sign_extend(imm)$ |

ADDI x6, x6, 5
rd, rs1, imm



I-Type (1): Arithmetic w/ immediates

00000000010100110000001100010011
31 20 19 15 14 12 11 7 6 0
imm rs1 funct3 rd op
12 bits 5 bits 3 bits 5 bits 7 bits

| funct3 | mnemonic | description |
|--------|-------------------|---------------------------------------|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + imm$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& sign_extend(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] sign_extend(imm)$ |

x6 = x6 + 5 # ADDI x6, x6, 5
 rd, rs1, imm



I-Type (1): Arithmetic w/ immediates

00000000010100110000001100010011
31 20 19 15 14 12 11 7 6 0
imm rs1 funct3 rd op
12 bits 5 bits 3 bits 5 bits 7 bits

| funct3 | mnemonic | description |
|--------|-------------------|---------------------------------------|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + imm$ |
| 111 | ANDI rd, rs1, imm | $R[rd] = R[rs1] \& sign_extend(imm)$ |
| 110 | ORI rd, rs1, imm | $R[rd] = R[rs1] sign_extend(imm)$ |

$x6 = x6 + 5$ # ADDI x6, x6, 5
 $x6 += 5$ rd, rs1, imm



I-Type (1): Arithmetic w/ immediates



| funct3 | mnemonic | description |
|--------|-------------------|---|
| 000 | ADDI rd, rs1, imm | $R[rd] = R[rs1] + \text{sign_extend}(imm)$ |

PollEv.com/cs3410




What is the largest immediate value you can add with ADDI?




Loading larger immediate values



U-Type (1): Load Upper Immediate




U-Type (1): Load Upper Immediate



example: x5 = 0x5000 # LUI x5, 5
 rd, imm



U-Type (1): Load Upper Immediate




example: x5 = 0x5000 # LUI x5, 5
 rd, imm

Typical Usage Pattern: LUI x5, 0x12345
 ADDI x5, x5 0x678



U-Type (1): Load Upper Immediate



example: **x5** = 0x5000 # LUI x5, 5
 rd, imm

Typical Usage Pattern: LUI x5, 0x12345
 ADDI x5, x5 0x678
 → x5 = 0x12345678



Assembly Programming

Pseudocode

a0 = 34

a1 = a0 - 13

a2 = a1 * 2

Assembly



Assembly Programming

Pseudocode

```
a0 = 34
```

```
a1 = a0 - 13
```

```
a2 = a1 * 2
```

Assembly



How do we put
34 into register
a0?



Assembly Programming

Pseudocode

```
a0 = 34
```

```
a1 = a0 - 13
```

```
a2 = a1 * 2
```

Assembly

```
addi a0, x0, 34
```



How do we put
34 into register
a0?



Assembly Programming

Pseudocode

```
a0 = 34
```

```
a1 = a0 - 13
```

```
a2 = a1 * 2
```

Assembly

```
addi a0, x0, 34
```

Always zero!

How do we put
34 into register
a0?



Assembly Programming

Pseudocode

```
a0 = 0 + 34
```

```
a1 = a0 - 13 •
```

```
a2 = a1 * 2 •
```


Assembly

```
addi a0, x0, 34
```

```
addi a1, a0, -13
```



There is no
subtract-immediate
instruction...



Assembly Programming

Pseudocode

a0 = 0 + 34

a1 = a0 - 13

a2 = a1 * 2

Assembly

addi a0, x0, 34

addi a1, a0, -13



Assembly Programming

Pseudocode

```
a0 = 0 + 34
```

```
a1 = a0 - 13
```

```
a2 = a1 * 2
```

Assembly

```
addi a0, x0, 34
```

```
addi a1, a0, -13
```



Multiplying by 2
is the same as
shifting left by 1!



Assembly Programming

Pseudocode

```
a0 = 0 + 34
```

```
a1 = a0 - 13
```

```
a2 = a1 << 1
```

Assembly

```
addi a0, x0, 34
```

```
addi a1, a0, -13
```

```
slli a2, a1, 1
```



Multiplying by 2
is the same as
shifting left by 1!



Next Monday

- RISC-V Control Flow
- RISC-V Memory

