


Review: State

CS 3410: Computer System Organization and Programming




Set-Reset Latch



S	R	Q	$\neg Q$	
0	0	Q_{t-1}	$\neg Q_{t-1}$	Retain
0	1	0	1	Reset
1	0	1	0	Set
1	1			Forbidd


D Latch



- Level sensitive
- Inverter prevents SR Latch from entering 1,1 state

$C = 1$, D Latch *transparent*:
set/reset (according to D)

$C = 0$, D Latch *opaque*:
keep state (ignore D)




C	D	Q	$\neg Q$
0	0	Q_{t-1}	$\neg Q_{t-1}$
0	1	Q_{t-1}	$\neg Q_{t-1}$
1	0	0	1
1	1	1	0

Hold

Hold


Reset

Set




What is the value of Q at A & B?

- a) $A = 0, B = 0$
- b) $A = 0, B = 1$
- c) $A = 1, B = 0$
- d) $A = 1, B = 1$




clk	D	Q	
0	0	Q	
0	1	Q	
1	0	0	1
1	1	1	0




What is the value of Q at A & B?

- a) $A = 0, B = 0$
- b) $A = 0, B = 1$
- c) $A = 1, B = 0$
- d) $A = 1, B = 1$




clk	D	Q	
0	0	Q	
0	1	Q	
1	0	0	1
1	1	1	0




What is the value of Q at A & B?

- a) $A = 0, B = 0$
- b) $A = 0, B = 1$
- c) $A = 1, B = 0$
- d) $A = 1, B = 1$




clk	D	Q	
0	0	Q	
0	1	Q	
1	0	0	1
1	1	1	0




What is the value of Q at A & B?

- a) $A = 0, B = 0$
- b) $A = 0, B = 1$
- c) $A = 1, B = 0$
- d) $A = 1, B = 1$




clk	D	Q	
0	0	Q	
0	1	Q	
1	0	0	1
1	1	1	0




What is the value of Q at A & B?

- a) $A = 0, B = 0$
- b) $A = 0, B = 1$
- c) $A = 1, B = 0$
- d) $A = 1, B = 1$




clk	D	Q	
0	0	Q	
0	1	Q	
1	0	0	1
1	1	1	0




What is the value of Q at A & B?

- a) $A = 0, B = 0$
- b) $A = 0, B = 1$
- c) $A = 1, B = 0$
- d) $A = 1, B = 1$



clk	D	Q	
0	0	Q	
0	1	Q	
1	0	0	1
1	1	1	0




Level Sensitive D Latch

Clock high:

set/reset (according to D)


Clock low:

keep state (ignore D)



clk	D	Q	
0	0	Q	
0	1	Q	
1	0	0	1
1	1	1	0


D Flip-Flop



- Edge-Triggered
- Data captured when clock high
- Output changes only on falling edges


D Flip-Flop

Clock = 1: L1 *transparent*
L2 *opaque*




D Flip-Flop

Clock = 1: L1 *transparent*
L2 *opaque*




D Flip-Flop

Clock = 1: L1 *transparent*
L2 *opaque*




D Flip-Flop

Clock = 1: L1 *transparent*
L2 *opaque*




Clock = 0: L1 *opaque*
L2 *transparent*




D Flip-Flop

Clock = 1: L1 *transparent*
L2 *opaque*




Clock = 0: L1 *opaque*
L2 *transparent*




D Flip-Flop

Clock = 1: L1 *transparent*
L2 *opaque*




Clock = 0: L1 *opaque*
L2 *transparent*




D Flip-Flop

When is data sampled?




PollEv.com/cs3410

D passes through L1 to X





X passes through L2 to Q



D Flip-Flop

When is data sampled?



How can we change when data is sampled?






D Flip-Flop

When is data sampled?

How can we change
when data is sampled?









D Flip-Flop


- Edge-Triggered
- Data captured when clock is high
- Output changes only on falling edges






D Flip-Flop


- Edge-Triggered
- Data captured when clock is high
- Output changes only on falling edges






D Flip-Flop


- Edge-Triggered
- Data captured when clock is high
- Output changes only on falling edges






D Flip-Flop


- Edge-Triggered
- Data captured when clock is high
- Output changes only on falling edges






D Flip-Flop


- Edge-Triggered
- Data captured when clock is high
- Output changes only on falling edges






D Flip-Flop


- Edge-Triggered
- Data captured when clock is high
- Output changes only on falling edges






D Flip-Flop


- Edge-Triggered
- Data captured when clock is high
- Output changes only on falling edges






D Flip-Flop

- Edge-Triggered
- Data captured when clock is high
- Output changes only on falling edges




Building a D Flip Flop (DFF)




Step 1: Create an **SR Latch**

Set	Reset	Q
0	0	Q
0	1	0
1	0	1
1	1	?




Building a D Flip Flop (DFF)




Step 1: Create an **SR Latch**

Step 2: Create a **D Latch**

Clk	Data	Q
0	0	Q
0	1	Q
1	0	0
1	1	1




Building a D Flip Flop (DFF)




Step 1: Create an **SR Latch**

Step 2: Create a **D Latch**

Step 3: Duplicate the D Latch, chain together




Registers



Register


- D flip-flops in parallel

Registers




Register

- D flip-flops in parallel
- shared clock
- extra clocked inputs: write_enable, reset, ...




Registers




Register

- D flip-flops in parallel
- shared clock
- extra clocked inputs: write_enable, reset, ...





Femto Proc





CS 3410: Computer System Organization and Programming

Fall 2025





add 3, 1

It all starts with an
adder!





add 3, 1

It all starts with an
adder!





add 3, 1





add 3, 1
add 4, 1

It all starts with an
adder!





add 3, 1
add 4, 1

It all starts with an
adder!





add 3, 1
add 4, 1

It all starts with an
adder!





add 3, 1
add 4, 1

What if we want to
add more than
just constants?




add 3, 1
add 4, 1
add “previous result”, 1


What if we want to
add more than
just constants?



add 3, 1
add 4, 1
add “previous result”, 1





What if we want to
add more than
just constants?





add 3, 1
add 4, 1
add “previous result”, 1

What if we want to
add more than
just constants?





add 3, 1
add 4, 1
add “previous result”, 1

What if we want to
add more than
just constants?




add 3, 1
add 4, 1
add “previous result”, 1

What if we want to
add more than
just constants?




Four “Instructions”:




Four “Instructions”:

- 00: no operation (nop)




Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A




Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B



Four “Instructions”:



- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B



Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 5?





Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 5?

Shortest program to get from
A=1, B = 2 to result = 6?



Pollev.com/cs3410

Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
	1	2	3

Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
00	1	2	3

Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
00	1	2	3
	1	2	3

Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
10	1	2	3

Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
10	1	2	3
	3	2	5



Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
10	1	2	3
10	3	2	5
	5	2	7



Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
10	1	2	3
01	3	2	5
	3	5	8



Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
01	1	2	3

Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
01	1	2	3
	1	3	4



Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
01	1	2	3
01	1	3	4
	1	4	5



Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?

Instruction	A	B	result
01	1	2	3
01	1	3	4
01	1	4	5
	1	5	6



Four “Instructions”:

- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

Shortest program to get from
A=1, B = 2 to result = 6?



Instruction	A	B	result
11	1	2	3
	3	3	6


The diagram illustrates the state of variables A, B, and result after two instructions. In the first instruction (11), A is 1 and B is 2, resulting in a result of 3. In the second instruction, A is updated to 3 and B is updated to 3, resulting in a result of 6. Arrows show the flow of data from the first instruction's A and B values to the second instruction's result calculation.

Four “Instructions”:


- 00: no operation (nop)
- 10: add and update A
- 01: add and update B
- 11: add and update A and B

How can we load
in new constants?








How can we load
in new constants?




What should be the values of A.select and A.enable to load a new immediate value?




How can we load in new constants?



[PollEv.com/cs3410](https://pollev.com/cs3410)




How can we load
in new constants?




Instruction Format:


immediate




Instruction Format: immediate




Instruction Format: immediate



Instruction Format: immediate




Instruction Format: immediate



Instruction Format:

immediate



Instruction Format: immediate

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #1:


11 00 0000

10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://pollen.com/cs3410)



Instruction Format: immediate

immediate

$$\mathbf{E}_A \mathbf{S}_A \quad \mathbf{E}_B \mathbf{S}_B \quad \cancel{\mathbf{I}_3} \mathbf{I}_2 \mathbf{I}_1 \mathbf{I}_0$$

Program #1:


11 00 0000

10 00 0101



What is the *result*?

PollEv.com/cs3410



Instruction Format: immediate

immediate

$$E_A S_A \quad E_B S_B \quad \cancel{I_3} \quad \cancel{I_2} \quad I_1 \quad I_0$$

Program #1:


11 00 0000

10 00 0101



What is the *result*?

PollEv.com/cs3410




Instruction Format:

immediate

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #1:

11 00 0000
10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://pollen.com/cs3410)

Instruction Format: immediate

$$\mathbf{E}_A \mathbf{S}_A \quad \mathbf{E}_B \mathbf{S}_B \quad \mathbf{I}_3 \mathbf{I}_2 \mathbf{I}_1 \mathbf{I}_0$$

Program #1:


11 00 0000

10 00 0101



What is the *result*?

PollEv.com/cs3410



Instruction Format: immediate

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #1:


11 00 0000

10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://pollen.com/cs3410)



Instruction Format: immediate

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #1:


11 00 0000

10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://pollen.com/cs3410)



Instruction Format: immediate

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #2:

11 00 0000


01 11 1000

10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://pollen.com/cs3410)



Instruction Format:

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$


Program #2:

11 00 0000
01 11 1000
10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://pollen.com/cs3410)



Instruction Format: immediate

$$\mathbf{E}_A \mathbf{S}_A \quad \mathbf{E}_B \mathbf{S}_B \quad \mathbf{I}_3 \mathbf{I}_2 \mathbf{I}_1 \mathbf{I}_0$$

Program #2:

11 00 0000


01 11 1000

10 00 0101



What is the *result*?

PollEv.com/cs3410



Instruction Format: immediate


$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #2:

11 00 0000

01 11 1000

10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://pollen.com/cs3410)

Instruction Format: immediate


$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #2:

11 00 0000

01 **11** 1000

10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://pollev.com/cs3410)

Instruction Format: immediate

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #2:

11 00 0000


01 11 1000

10 00 0101



What is the *result*?

PollEv.com/cs3410



Instruction Format: immediate

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #2:

11 00 0000


01 11 1000

10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://poll-ev.com/cs3410)



Instruction Format: immediate

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #2:

11 00 0000


01 11 1000

10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://pollen.com/cs3410)



Instruction Format: immediate

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #2:

11 00 0000


01 11 1000

10 00 0101



What is the *result*?

[PollEv.com/cs3410](https://pollen.com/cs3410)



Instruction Format: immediate



$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Program #2:

11 0? 0000

0? 11 1000

10 00 0101



Instruction Format: immediate

$$\mathbf{E}_A \mathbf{S}_A \quad \mathbf{E}_B \mathbf{S}_B \quad \mathbf{I}_3 \mathbf{I}_2 \mathbf{I}_1 \mathbf{I}_0$$



Program #2:

11 0? 0000

0? 11 1000

10 0? ????

Not all bits are relevant!



Instruction Format: immediate


$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Mnemonic

11 0? 0000

0? 11 1000

10 0? ????



Instruction Format: immediate


E_A **S_A** **E_B** **S_B** **I₃** **I₂** **I₁** **I₀**

Mnemonic

11 0? 0000 wrimm A, 0

0? 11 1000

10 0? ?????



Instruction Format: immediate


$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Mnemonic

11 0? 0000 wrimm A, 0

0? 11 1000 wrimm B, 8

10 0? ????



Instruction Format: immediate


E_A S_A E_B S_B I₃ I₂ I₁ I₀

Mnemonic

11 0? 0000 wrimm A, 0

0? 11 1000 wrimm B, 8

10 0? ???? add A



Instruction Format:

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Mnemonic

11 0? 0000 wrimm A, 0

0? 11 1000 wrimm B, 8

10 0? ???? add A

Assembly Language Manual:

Instruction Format:

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Mnemonic

11 0? 0000 wrimm A, 0

0? 11 1000 wrimm B, 8

10 0? ???? add A

Assembly Language Manual:

wrimm {A, B}, N:

Write the value N to the specified register.

Instruction Format:

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Mnemonic

11 0? 0000 wrimm A, 0

0? 11 1000 wrimm B, 8

10 0? ???? add A

Assembly Language Manual:

wrimm {A, B}, N:

Write the value N to the specified register.

add {A, B}:

Add the value of A and B and write the result into the specified register.

Instruction Format:

$E_A S_A E_B S_B I_3 I_2 I_1 I_0$

Mnemonic

11 0? 0000 wrimm A, 0

0? 11 1000 wrimm B, 8

10 0? ???? add A



Assembly Language Manual:


wrimm {A, B}, N:

Write the value N to the specified register.

add {A, B}:


Add the contents of A and B and write the result to the specified register.

The **Assembler** program converts mnemonics to bits.




Instruction memory

immediate




Instruction memory



instruction word

Instruction memory


Addr	Data
0	11 00 0000
1	01 11 1000
2	10 00 0101
3	...



instruction word


Instruction memory

Addr	Data
0	11 00 0000
1	01 11 1000
2	10 00 0101
3	...



instruction word

Instruction memory



instruction word

Instruction memory

Program Counter




addr

Addr	Data
0	11 00 0000
1	01 11 1000
2	10 00 0101
3	...

data @ addr

8

instruction word



Instruction memory

Program Counter




addr

Addr	Data
0	11 00 0000
1	01 11 1000
2	10 00 0101
3	...

data @ addr

8


instruction word



Instruction memory

Program Counter

Addr	Data
0	11 00 0000
1	01 11 1000
2	10 00 0101
3	...



data @ addr

8

immediate

4

select

A

enable

enable

B

select

1

0

A

B

+


4

instruction word

Instruction memory

Program Counter


Addr	Data
0	11 00 0000
1	01 11 1000
2	10 00 0101
3	...



data @ addr

8

instruction word




Instruction memory


Program Counter

Addr	Data
0	11 00 0000
1	01 11 1000
2	10 00 0101
3	...

instruction word



How do you build a
real processor?




Instruction memory


Program Counter

Addr	Data
0	11 00 0000
1	01 11 1000
2	10 00 0101
3	...

instruction word



How do you build a *real* processor?




Instruction memory

Program Counter

Addr	Data
0	11 00 0000
1	01 11 1000
2	10 00 0101
3	...

instruction word



How do you build a
real processor?

immediate

4

select

enable

enable

ct

Register File

RISC-V has 32 registers.


ALU

Arithmetic Logic Unit
supports add, sub, mul, and, ...

1 0

1

0



Instruction memory

Program Counter

Load / Store Units

Read and write from/to data memory.

Register File

RISC-V has 32 registers.


ALU

Arithmetic Logic Unit supports add, sub, mul, and, ...

Addr	Data
0	11 00 0000
1	01 11 1000
2	10 00 0101
3	...

instruction word

How do you build a real processor?



RISC-V

CS 3410: Computer System Organization and Programming


Fall 2025




RISC-V, ARM, x86 — what is the difference?




RISC-V, ARM, x86 — what is the difference?



RISC-V, ARM, x86 — what is the difference?




RISC-V, ARM, x86 — what is the difference?




Users want binary compatibility.

RISC-V, ARM, x86 — what is the difference?




Users want binary compatibility.

RISC-V, ARM, x86 — what is the difference?




Users want binary compatibility.

RISC-V, ARM, x86 — what is the difference?




RISC-V, ARM, x86 — what is the difference?




Users want binary compatibility.

RISC-V, ARM, x86 — what is the difference?




Users want binary compatibility.

RISC-V, ARM, x86 — what is the difference?



Users want binary compatibility.

RISC-V, ARM, x86 — what is the difference?



Instruction	Name	Description	Opcode	Funct3	Funct7
<code>add rd rs1 rs2</code>	<i>ADD</i>	$R[rd] = R[rs1] + R[rs2]$	011 0011	000	000 0000
<code>sub rd rs1 rs2</code>	<i>SUBTRACT</i>	$R[rd] = R[rs1] - R[rs2]$	011 0011	000	010 0000

Instruction decoder
translates standardized instructions
to processor specific control signals.

Users want binary compatibility.

RISC-V, ARM, x86 — what is the difference?

immediate

E S E S I I I I

Instruction Set Architecture (ISA)

- defines architectural state: register file, program counter, etc.
- defines instructions

Instruction	Name	Description	Opcode	Funct 3	Funct7
add rd rs1 rs2	ADD	R[rd] = R[rs1] + R[rs2]	011 0011	000	000 0000
sub rd rs1 rs2	SUBTRACT	R[rd] = R[rs1] - R[rs2]	011 0011	000	010 0000

R-type

31

25

24

20

19

15

14

12

11

7

6

0

funct7

rs2

rs1

funct 3

rd

opcode

Users want binary compatibility.

RISC-V, ARM, x86 — what is the difference?

- All are Instruction Set Architectures (ISAs)



RISC-V, ARM, x86 — what is the difference?

- All are Instruction Set Architectures (ISAs)
- x86 is the oldest, defined by Intel

RISC-V, ARM, x86 — what is the difference?

- All are Instruction Set Architectures (ISAs)
- x86 is the oldest, defined by Intel
 - x86 specifically refers to older 32-bit ISA, new 64-bit ISA is often called AMD64

RISC-V, ARM, x86 — what is the difference?

- All are Instruction Set Architectures (ISAs)
- x86 is the oldest, defined by Intel
 - x86 specifically refers to older 32-bit ISA, new 64-bit ISA is often called AMD64
- ARM is a processor manufacturer, there are several generations of ISAs

RISC-V, ARM, x86 — what is the difference?

- All are Instruction Set Architectures (ISAs)
- x86 is the oldest, defined by Intel
 - x86 specifically refers to older 32-bit ISA, new 64-bit ISA is often called AMD64
- ARM is a processor manufacturer, there are several generations of ISAs
 - ARMv9 is the latest, implemented by several different companies

RISC-V, ARM, x86 — what is the difference?

- All are Instruction Set Architectures (ISAs)
- x86 is the oldest, defined by Intel
 - x86 specifically refers to older 32-bit ISA, new 64-bit ISA is often called AMD64
- ARM is a processor manufacturer, there are several generations of ISAs
 - ARMv9 is the latest, implemented by several different companies
- RISC-V: Instruction set from Berkeley

RISC-V, ARM, x86 — what is the difference?

- All are Instruction Set Architectures (ISAs)
- x86 is the oldest, defined by Intel
 - x86 specifically refers to older 32-bit ISA, new 64-bit ISA is often called AMD64
- ARM is a processor manufacturer, there are several generations of ISAs
 - ARMv9 is the latest, implemented by several different companies
- RISC-V: Instruction set from Berkeley
 - designed to be simple
 - came out of vector processor design project
 - no licenses, no patents (hopefully)

RISC-V, ARM, x86 — what is the difference?

- All are Instruction Set Architectures (ISAs)
- x86 is the oldest, defined by Intel
 - x86 specifically refers to older 32-bit ISA, new 64-bit ISA is often called AMD64
- ARM is a processor manufacturer, there are several generations of ISAs
 - ARMv9 is the latest, implemented by several different companies
- RISC-V: Instruction set from Berkeley
 - designed to be simple
 - came out of vector processor design project
 - no licenses, no patents (hopefully)