

### State

# Prof. Hakim Weatherspoon CS 3410

Computer Science Cornell University



[Weatherspoon, Bala, Bracy, and Sirer]

### Goals for Today State

- How do we store one bit?
- Attempts at storing (and changing) one bit
  - Set-Reset Latch
  - D Latch
  - D Flip-Flops
  - Master-Slave Flip-Flops
- Register: storing more than one bit, N-bits


#### **Basic Building Blocks**

Decoders and Encoders

### Goal


How do we store store one bit?

# First Attempt: Unstable Devices




### Second Attempt: Bistable Devices


Stable and unstable equilibria?



# Third Attempt: Set-Reset Latch



# Third Attempt: Set-Reset Latch





A	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

\$ <sub>S</sub>	RR	Q.	$\overline{Q}$	
0	00			
00	11			
11	00			
11	1			

Set-Reset (S-R) Latch
Stores a value Q and its complement

### Third Attempt: Set-Reset Latch





S	R	Q	$\overline{\mathbf{Q}}$
0	0	Q	$\overline{\mathbb{Q}}$
0	1	0	1
1	0	1	0
1	1		

Set-Reset (S-R) Latch Stores a value Q and its complement


# Takeaway

Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.


#### **Next Goal**

How do we avoid the forbidden state of S-R Latch?

# Fourth Attempt: (Unclocked) D Latch



Fill in the truth table?



D	Q	$\overline{\mathbf{Q}}$
0		
1		

_			I <u>.</u>
Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

# Takeaway

Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.

(Unclocked) D Latch can store and change a bit like an SR Latch while avoiding the forbidden state.


#### **Next Goal**

How do we coordinate state changes to a D Latch?

### Aside: Clocks

### Clock helps coordinate state changes


- Usually generated by an oscillating crystal
- Fixed period
- Frequency = 1/period



# Clock Disciplines


#### Level sensitive

State changes when clock is high (or low)



#### Edge triggered


State changes at clock edge



# Clock Methodology

#### Clock Methodology


Negative edge, synchronous




Edge-Triggered → signals must be stable near falling edge

"near" = before and after 
$$t_{setup}$$
  $t_{hold}$ 


# Round 2: D Latch (1)



 Inverter prevents SR Latch from entering 1,1 state




# Round 2: D Latch (1)




- Level sensitive
- Inverter prevents SR Latch from entering 1,1 state
- C enables changes

keep state (ignore D)



С	D	Q	$\overline{\mathbf{Q}}$	
0	0			No
0	1			No Change
1	0			Reset
1	1			Set

# Round 2: D Latch (1)




- Level sensitive
- Inverter prevents SR Latch from entering 1,1 state
- C enables changes

C = 1, D Latch *transparent*: set/reset (according to D)

C = 0, D Latch *opaque*:


keep state (ignore D)

S	R	Q	$\overline{\mathbf{Q}}$	,	
0	0	Q	$\overline{\mathbb{Q}}$	hold	
0	1	0	1	reset	
1	0	1	0	set	
1	1	forbidden			



С	D	Q	$\overline{\mathbf{Q}}$	
0	0			No
0	1			No Change
1	0			Reset
1	1			Set
				<sup>J</sup> 19


# Round 2: D Latch(1)<sub>Sensitive D Latch</sub>



Clock high: set/reset (according to D)


Clock low:

keep state (ignore D)



clk	D	Q	Q
0	0		
0	1		
1	0		
1	1		

# Round 3: D Flip-Flop




- Edge-Triggered
- Data captured when clock high
- Output changes only on falling edges

### Round 3: D Flip-Flop

Clock = 1: L1 transparent L2 opaque

When CLK rises (0→1), now X can change, Q does not change




X passes through L2 to Q


Clock = 0: L1 opaque L2 transparent<sub>Clk</sub>.

When *CLK* falls  $(1\rightarrow 0)$ ,


Q gets X, X cannot change



# Edge-Triggered D Flip-Flop



- Data captured when clock is high
- Output changes only on falling edges



# Takeaway

Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.


(Unclocked) D Latch can store and change a bit like an SR Latch while avoiding a forbidden state.

An Edge-Triggered D Flip-Flip (aka Master-Slave D Flip-Flip) stores one bit. The bit can be changed in a synchronized fashion on the edge of a clock signal.

### **Next Goal**


How do we store more than one bit, N bits?

# Registers



### Register

- D flip-flops in parallel
- shared clock
- extra clocked inputs:
   write enable, reset, ...



# Takeaway


Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.

(Unclocked) D Latch can store and change a bit like an SR Latch while avoiding a forbidden state.

An Edge-Triggered D Flip-Flip (aka Master-Slave D Flip-Flip) stores one bit. The bit can be changed in a synchronized fashion on the edge of a clock signal.

An *N*-bit **register** stores *N*-bits. It is created with *N* D-Flip-Flops in parallel along with a shared clock.

# An Example: What will this circuit do?




Decoder Example: 7-Segment LED d7 d6 \_ d5 d4

7-Segment LED

· photons emitted when electrons fall into holes




### Decoder Example: 7-Segment LED Decoder




- 3 inputs
- encode 0 7 in binary
- 7 outputs
- one for each LED


# 7 Segment LED Decoder Implementation

<b>b2</b>	b1	b0	d6	d5	d4	d3	d2	d1	d0
0	0	0							
0	0	1							
0	1	0							
0	1	1							
1	0	0							
1	0	1							
1	1	0							
1	1	1							




# Basic Building Blocks We have Seen





# Example Encoder Truth Table



а	b	С	d		
0	0	0	0		
1	0	0	0		
0	1	0	0		
0	0	1	0		
0	0	0	1		

A 3-bit encoder


with 4 inputs for simplicity

### Basic Building Blocks Example: Voting



The 3410 optical scan vote reader machine

# Basic Building Blocks We have Seen



# Recap

We can now build interesting devices with sensor

Using combinational logic

We can also store data values (aka Sequential Logic)

- In state-holding elements
- Coupled with clocks

# Summary

We can now build interesting devices with sensor

Using combinational logic

#### We can also store data values

- Stateful circuit elements (D Flip Flops, Registers, ...)
- Clock to synchronize state changes