Memory

Hakim Weatherspoon CS 3410

Computer Science
Cornell University

The slides are the product of many rounds of teaching CS 3410 by Professors Weatherspoon, Bala, Bracy, and Sirer.


Memory

Hakim Weatherspoon CS 3410

Computer Science
Cornell University

The slides are the product of many rounds of teaching CS 3410 by Professors Weatherspoon, Bala, Bracy, and Sirer.

Big Picture: Building a Processor



A Single cycle processor

Goals for today

Memory

- CPU: Register Files (i.e. Memory w/in the CPU)
- Scaling Memory: Tri-state devices
- Cache: SRAM (Static RAM—random access memory)
- Memory: DRAM (Dynamic RAM)

Goal:


How do we store results from ALU computations?

How do we use stored results in subsequent operations?

Register File

How does a Register File work? How do we design it?

Big Picture: Building a Processor





A Single cycle processor

Register File

N read/write registers


Indexed by register number






Recall: Register


- D flip-flops in parallel
- shared clock
- extra clocked inputs:write_enable, reset, ...






Recall: Register

- D flip-flops in parallel
- shared clock
- extra clocked inputs:write_enable, reset, ...



Register File

- N read/write registers
- Indexed by register number




Implementation:

- D flip flops to store bits
- Decoder for each write port
- Mux for each read port

Tradeoffs

Register File tradeoffs

- + Very fast (a few gate delays for both read and write)
- + Adding extra ports is straightforward
- Doesn't scale e.g. 32Mb register file with 32 bit registers Need 32x 1M-to-1 multiplexor and 32x 20-to-1M decoder



Takeway

Register files are very fast storage (only a few gate delays), but does not scale to large memory sizes.

Goals for today

Memory

- CPU: Register Files (i.e. Memory w/in the CPU)
- Scaling Memory: Tri-state devices
- Cache: SRAM (Static RAM—random access memory)
- Memory: DRAM (Dynamic RAM)


Next Goal

How do we scale/build larger memories?

Building Large Memories

Need a shared bus (or shared bit line)

- Many FlipFlops/outputs/etc. connected to single wire
- Only one output drives the bus at a time




How do we build such a device?

Tri-State Devices

Tri-State Buffers

- If enabled (E=1), then Q = D
- Otherwise, Q is not connected (z = high impedance)




E	D	Q
0	0	Z
0	1	Z
1	0	0
1	1	1


Tri-State Devices

Tri-State Buffers

- If enabled (E=1), then Q = D
- Otherwise, Q is not connected (z = high impedance)




E	D	Q
0	0	Z
0	1	Z
1	0	0
1	1	1




Tri-State Devices

Tri-State Buffers

- If enabled (E=1), then Q = D
- Otherwise, Q is not connected (z = high impedance)



Ε	D	Q
0	0	Z
0	1	Z
1	0	0
1	1	1



Takeway

Register files are very fast storage (only a few gate delays), but does not scale to large memory sizes.

Tri-state Buffers allow scaling since multiple registers can be connected to a single output, while only one register actually drives the output.

Goals for today

Memory

- CPU: Register Files (i.e. Memory w/in the CPU)
- Scaling Memory: Tri-state devices
- Cache: SRAM (Static RAM—random access memory)
- Memory: DRAM (Dynamic RAM)

Next Goal

How do we build large memories?

Use similar designs as Tri-state Buffers to connect multiple registers to output line. Only one register will drive output line.

Static RAM (SRAM)—Static Random Access Memory


Essentially just D-Latches plus Tri-State Buffers

A decoder selects which line of memory to access

(i.e. word line)


 A R/W selector determines the type of access

 That line is then coupled to the data lines





Static RAM (SRAM)—Static Random Access Memory


- Essentially just D-Latches plus Tri-State Buffers
- A decoder selects which line of memory to access (i.e. word line)

















Each cell stores one bit, and requires 4 – 8 transistors (6 is typical)











E.g. How do we design a **4M** x **8** SRAM Module?


4M x 8 SRAM



E.g. How do we design a **4M** x **8** SRAM Module?



SRAM Modules and Arrays




SRAM Summary

SRAM

- •A few transistors (~6) per cell
- Used for working memory (caches)

But for even higher density...

Dynamic RAM: DRAM




Each cell stores one bit, and requires 1 transistors

Dynamic RAM: DRAM bit line

Dynamic-RAM (DRAM)

Pass-Through **Transistors**

word line



Each cell stores one bit, and requires 1 transistors

DRAM vs. SRAM

Single transistor vs. many gates

- Denser, cheaper (\$30/1GB vs. \$30/2MB)
- But more complicated, and has analog sensing

Also needs refresh

- Read and write back...
- …every few milliseconds
- Organized in 2D grid, so can do rows at a time
- Chip can do refresh internally

Hence... slower and energy inefficient

Memory

Register File tradeoffs

- + Very fast (a few gate delays for both read and write)
- + Adding extra ports is straightforward
- Expensive, doesn't scale
- Volatile

Volatile Memory alternatives: SRAM, DRAM, ...

- Slower
- + Cheaper, and scales well
- Volatile

Non-Volatile Memory (NV-RAM): Flash, EEPROM, ...

- + Scales well
- Limited lifetime; degrades after 100000 to 1M writes

Summary

We now have enough building blocks to build machines that can perform non-trivial computational tasks

Register File: Tens of words of working memory

SRAM: Millions of words of working memory

DRAM: Billions of words of working memory

NVRAM: long term storage (usb fob, solid state disks, BIOS, ...)

Next time we will build a simple processor!