

# Virtual Memory

Hakim Weatherspoon CS 3410, Spring 2013

Computer Science
Cornell University

P & H Chapter 5.4 (up to TLBs)





How do we execute *more than one* program at a time?

How do we execute *more than one* program at a time?

### A: Abstraction – Virtual Memory

- Memory that appears to exist as main memory (although most of it is supported by data held in secondary storage, transfer between the two being made automatically as required—i.e. "paging")
- Abstraction that supports multi-tasking---the ability to run more than one process at a time

## Goals for Today: Virtual Memory

## What is Virtual Memory?

### How does Virtual memory Work?

- Address Translation
  - Pages, page tables, and memory mgmt unit
- Paging
- Role of Operating System
  - Context switches, working set, shared memory
- Performance
  - How slow is it
  - Making virtual memory fast
  - Translation lookaside buffer (TLB)
- Virtual Memory Meets Caching

Virtual Memory

## Big Picture: Multiple Processes

How to Run multiple processes?


Time-multiplex a single CPU core (multi-tasking)

Web browser, skype, office, ... all must co-exist

Many cores per processor (multi-core) or many processors (multi-processor)

• Multiple programs run simultaneously

Memory: big & slow vs Caches: small & fast



## **Processor & Memory**

CPU address/data bus...

... routed through caches

... to main memory

• Simple, fast, but...

Q: What happens for LW/SW to an invalid location?

- 0x00000000 (NULL)
- uninitialized pointer

A: Need a memory management unit (MMU)

Throw (and/or handle) an exception


0xfff...f **CPU** 0x7ff...f Stack Heap Data Text 0x000...0

Memory

Memory

## Multiple Processes

Q: What happens when another program is executed concurrently on another processor?




A: The addresses will conflict


 Even though, CPUs may take turns using memory bus

# Multiple Processes

Q: Can we relocate second program?



## Solution? Multiple processes/processors



## Takeaway

All problems in computer science can be solved by another level of indirection.

- David Wheeler
- or, Butler Lampson
- or, Leslie Lamport
  - or, Steve Bellovin

## Takeaway

All problems in computer science can be solved by another level of indirection.

- David Wheeler
- or, Butler Lampson
- or, Leslie Lamport
  - <u>– or, Steve Bellovin</u>

Solution: Need a **MAP** 

To map a Virtual Address (generated by CPU) to a Physical Address (in memory)

#### **Next Goal**

How does Virtual Memory work?

i.e. How do we create that "map" that maps a virtual address generated by the CPU to a physical address used by main memory?

## Virtual Memory

#### Virtual Memory: A Solution for All Problems

Program/CPU can access any address from 0...2<sup>N</sup>
 (e.g. N=32)


#### Each process has its own virtual address space

- A process is a program being executed
- Programmer can code as if they own all of memory


#### On-the-fly at runtime, for each memory access

- map all access is indirect through a virtual address
  - translate fake virtual address to a real physical address
  - redirect load/store to the physical address

# **Address Space**



**Address Space** 



Programs load/store to virtual addresses

Actual memory uses physical addresses

Memory Management Unit (MMU)

- Responsible for translating on the fly
- Essentially, just a big array of integers:paddr = PageTable[vaddr];

## Virtual Memory Advantages

#### Advantages

#### Easy relocation

- Loader puts code anywhere in physical memory
- Creates virtual mappings to give illusion of correct layout

## Higher memory utilization

- Provide illusion of contiguous memory
- Use all physical memory, even physical address 0x0

## Easy sharing

Different mappings for different programs / cores

#### And more to come...

## **Takeaway**

All problems in computer science can be solved by another level of indirection.

Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)

Virtual memory is implemented via a "Map", a **PageTage**, that maps a **vaddr** (a virtual address) to a **paddr** (physical address):

paddr = PageTable[vaddr]

#### **Next Goal**

How do we implement that translation from a virtual address (vaddr) to a physical address (paddr)?

paddr = PageTable[vaddr]

i.e. How do we implement the PageTable??

Address Translation

Pages, Page Tables, and
the Memory Management Unit (MMU)

## Attempt#1: Address Translation

## How large should a PageTable be for a MMU?

# Granularity? $2^{32} = 4GB$

- Per word... 4 bytes per word -> Need 1 billion entry PageTable!
- Per block...  $2^{32} / 4 = 1$  billion
- Variable.....


### **Typical:**

e.g. 
$$2^{32}/(4 \text{ kB}) = 2^{32}/(2^{12}) + 2^{20}$$

- 4KB 16KB pages 2<sup>20</sup> -> 1 million entry PageTable is better
- 4MB 256MB jumbo pages

e.g. 
$$2^{32} / 256 \text{ MB} = 2^{32} / 2^{28} = 2^4$$
  
 $2^4 \rightarrow 16 \text{ entry PageTable!}$ 

## Attempt #1: Address Translation



### Attempt #1: For any access to virtual address:

- Calculate virtual page number and page offset
- Lookup physical page number at PageTable[vpn]
- Calculate physical address as ppn:offset

## Takeaway

All problems in computer science can be solved by another level of indirection.

Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)

Virtual memory is implemented via a "Map", a *PageTage*, that maps a *vaddr* (a virtual address) to a *paddr* (physical address):

paddr = PageTable[vaddr]

A page is constant size block of virtual memory. Often, the page size will be around 4kB to reduce the number of entries in a PageTable.

#### **Next Goal**

### Example

How to translate a vaddr (virtual address) generated by the CPU to a paddr (physical address) used by main memory using the PageTable managed by the memory management unit (MMU).


#### **Next Goal**

### Example


How to translate a vaddr (virtual address) generated by the CPU to a paddr (physical address) used by main memory using the PageTable managed by the memory management unit (MMU).

Q: Where is the PageTable stored??


Simple PageTable



# Simple PageTable




## **Invalid Pages**




A: we might not have that much physical memory

## Page Permissions



# Aliasing



## Page Size Example

Overhead for VM Attempt #1 (example)

Virtual address space (for each process):

- total memory: 2<sup>32</sup> bytes = 4GB
- page size: 2<sup>12</sup> bytes = 4KB
- entries in PageTable? 2<sup>20</sup> = 1 million entries in PageTable
- size of PageTable? PageTable Entry (PTE) size = 4 bytes Physical address space. PageTable size =  $4 \times 2^{20} = 4MB$ 
  - total memory: 2<sup>29</sup> bytes = 512MB
  - overhead for 10 processes?

 $10 \times 4MB = 40 MB \text{ of overhead!}$ 

40 MB /512 MB = 7.8% overhead,
 space due to PageTable

## **Takeaway**

All problems in computer science can be solved by another level of indirection.

Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)

Virtual memory is implemented via a "Map", a *PageTage*, that maps a *vaddr* (a virtual address) to a *paddr* (physical address): *paddr = PageTable[vaddr]* 

A page is constant size block of virtual memory. Often, the page size will be around 4kB to reduce the number of entries in a PageTable.

We can use the PageTable to set Read/Write/Execute permission on a per page basis. Can allocate memory on a per page basis. Need a valid bit, as well as Read/Write/Execute and other bits. But, overhead due to PageTable is significant.

### **Next Goal**

How do we reduce the size (overhead) of the PageTable?

#### **Next Goal**


How do we reduce the size (overhead) of the PageTable?

A: Another level of indirection!!

# **Beyond Flat Page Tables**

Assume most of PageTable is empty

How to translate addresses? Multi-level PageTable



\* x86 does exactly this

## **Beyond Flat Page Tables**

Assume most of PageTable is empty

How to translate addresses? Multi-level PageTable

Q: Benefits?

A: Don't need 4MB contiguous physical memory

A: Don't need to allocate every PageTable, only

those containing valid PTEs

Q: Drawbacks

A: Performance: Longer lookups

# **Takeaway**

All problems in computer science can be solved by another level of indirection.

Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)

Virtual memory is implemented via a "Map", a *PageTage*, that maps a *vaddr* (a virtual address) to a *paddr* (physical address):

paddr = PageTable[vaddr]

A page is constant size block of virtual memory. Often, the page size will be around 4kB to reduce the number of entries in a PageTable.

We can use the PageTable to set Read/Write/Execute permission on a per page basis. Can allocate memory on a per page basis. Need a valid bit, as well as Read/Write/Execute and other bits.

But, overhead due to PageTable is significant.

Another level of indirection, two levels of PageTables and significantly reduce the overhead due to PageTables.

### **Next Goal**

Can we run process larger than physical memory?

Paging

# **Paging**

## Can we run process larger than physical memory?

• The "virtual" in "virtual memory"


View memory as a "cache" for secondary storage

- Swap memory pages out to disk when not in use
- Page them back in when needed

## Assumes Temporal/Spatial Locality

Pages used recently most likely to be used again soon

# **Paging**



## Summary

### Virtual Memory

- Address Translation
  - Pages, page tables, and memory mgmt unit
- Paging

#### Next time

- Role of Operating System
  - Context switches, working set, shared memory
- Performance
  - How slow is it
  - Making virtual memory fast
  - Translation lookaside buffer (TLB)
- Virtual Memory Meets Caching

## Administrivia

Lab3 is out due next Thursday

#### Administrivia

#### Next five weeks

- Week 10 (Apr 1): Project2 due and Lab3 handout
- Week 11 (Apr 8): Lab3 due and Project3/HW4 handout
- Week 12 (Apr 15): Project3 design doc due and HW4 due
- Week 13 (Apr 22): Project3 due and Prelim3
- Week 14 (Apr 29): Project4 handout


### Final Project for class

- Week 15 (May 6): Project4 design doc due
- Week 16 (May 13): Project4 due

### Administrivia

#### Prelim2 results

Mean 58.8 (median 58), standard deviation 16.8



- Prelims available in Upson 305 after today
- Regrade requires written request
  - Whole test is regraded