

Caches

Hakim Weatherspoon

CS 3410, Spring 2013

Computer Science


Cornell University

See P&H 5.1, 5.2 (except writes)

What will you do over Spring Break?


- A) Relax
- B) Head home
- C) Head to a warm destination
- D) Stay in (frigid) Ithaca
- E) Study

Big Picture: Memory




Big Picture: Memory

Memory: big & slow vs Caches: small & fast



Big Picture: Memory

Memory: big & slow vs Caches: small & fast



Goals for Today: caches

Caches vs memory vs tertiary storage

- Tradeoffs: big & slow vs small & fast
- working set: 90/10 rule
- How to predict future: temporal & spacial locality

Examples of caches:

- Direct Mapped
- Fully Associative
- N-way set associative

Caching Questions

- How does a cache work?
- How effective is the cache (hit rate/miss rate)?
- How large is the cache?
- How fast is the cache (AMAT=average memory access time)

Big Picture

How do we make the processor fast,

Given that memory is VEEERRRRYYYY SLLOOOWWW!!

Performance


CPU clock rates $\sim 0.2\text{ns} - 2\text{ns}$ (5GHz-500MHz)

Technology	Capacity	\$/GB	Latency
Tape	1 TB	\$.17	100s of seconds
Disk	4 TB	\$.03	Millions of cycles (ms)
SSD (Flash)	512 GB	\$2	Thousands of cycles (us)
DRAM	8 GB	\$10	50-300 cycles (10s of ns)
SRAM off-chip	32 MB	\$4000	5-15 cycles (few ns)
SRAM on-chip	256 KB	???	1-3 cycles (ns)

Others: eDRAM aka 1T SRAM , FeRAM, CD, DVD, ...

Q: Can we create illusion of cheap + large + fast?

Memory Pyramid



These are rough numbers: mileage may vary for latest/greatest
Caches usually made of SRAM (or eDRAM)


Memory Hierarchy

Memory closer to processor

- small & fast
- stores active data

Memory farther from processor

- big & slow
- stores inactive data



Memory Hierarchy

Memory closer to processor

- small & fast
- stores active data

1% of data access
the most

L1 Cache

SRAM-on-chip

\$R3 Reg

LW \$R3, Mem

Memory farther from processor

- big & slow
- stores inactive data


L2/L3 Cache

SRAM

9% of data is “active”

90% of data inactive
(not accessed)

Memory
DRAM



Memory Hierarchy

Insight for Caches

If $\text{Mem}[x]$ was accessed *recently*...

... then $\text{Mem}[x]$ is likely to be accessed *soon*

- Exploit temporal locality:

- Put recently accessed $\text{Mem}[x]$ higher in memory hierarchy since it will likely be accessed again soon

... then $\text{Mem}[x \pm \epsilon]$ is likely to be accessed *soon*

- Exploit spatial locality:

- Put entire block containing $\text{Mem}[x]$ and surrounding addresses higher in memory hierarchy since nearby address will likely be accessed

Memory Hierarchy

Memory closer to processor is fast but small


- usually stores subset of memory farther away
 - “strictly inclusive”

- Transfer whole blocks (cache lines):

4kb: disk $\leftrightarrow$ ram

256b: ram $\leftrightarrow$ L2

64b: L2 $\leftrightarrow$ L1



Memory Hierarchy

Memory trace

0x7c9a2b18
0x7c9a2b19
0x7c9a2b1a
0x7c9a2b1b
0x7c9a2b1c
0x7c9a2b1d
0x7c9a2b1e
0x7c9a2b1f
0x7c9a2b20
0x7c9a2b21
0x7c9a2b22
0x7c9a2b23
0x7c9a2b28
0x7c9a2b2c
0x0040030c
0x00400310
0x7c9a2b04
0x00400314
0x7c9a2b00
0x00400318
0x0040031c
...

```
int n = 4;  
int k[] = { 3, 14, 0, 10 };  
  
int fib(int i) {  
    if (i <= 2) return i;  
    else return fib(i-1)+fib(i-2);  
}
```

Temporal Locality

```
int main(int ac, char **av) {  
    for (int i = 0; i < n; i++) {  
        printi(fib(k[i]));  
        prints("\n");  
    }  
}
```

Spatial Locality

Cache Lookups (Read)

Processor tries to access Mem[x]

Check: is block containing Mem[x] in the cache?

- Yes: cache hit
 - return requested data from cache line
- No: cache miss
 - read block from memory (or lower level cache)
 - (evict an existing cache line to make room)
 - place new block in cache
 - return requested data
 - and stall the pipeline while all of this happens

Three common designs


A given data block can be placed...

- ... in exactly one cache line → Direct Mapped
- ... in any cache line → Fully Associative
- ... in a small set of cache lines → Set Associative

Direct Mapped Cache

Direct Mapped Cache

- Each block number mapped to a single cache line index
- Simplest hardware



Memory

0x000000	
0x000004	
0x000008	
0x00000c	
0x000010	
0x000014	
0x000018	
0x00001c	
0x000020	
0x000024	
0x000028	
0x00002c	
0x000030	
0x000034	
0x000038	
0x00003c	
0x000040	
0x000044	
0x000048	

Direct Mapped Cache

Memory

Direct Mapped Cache

- Each block number mapped to a single cache line index
- Simplest hardware

addr

0x000000

0x000004

0x000008

0x00000c

0x000010

0x000014

0x000018

0x00001c

0x000020

0x000024

0x000028

0x00002c

0x000030

0x000034

0x000038

0x00003c

0x000040

0x000044

0x000048

32-addr

tag

index

offset

27-bits

1-bits

4-bits

Cache

→ line 0	0x000000	0x000004	0x000008	0x00000c
line 1				

2 cachelines



4-words per cacheline

Direct Mapped Cache

Memory

Direct Mapped Cache


- Each block number mapped to a single cache line index
- Simplest hardware



Direct Mapped Cache


Direct Mapped Cache

- Each block number mapped to a single cache line index
- Simplest hardware




Memory

line 0	0x000000	
	0x000004	
line 1	0x000008	
	0x00000c	
line 2	0x000010	
	0x000014	
line 3	0x000018	
	0x00001c	
line 0	0x000020	
	0x000024	
line 1	0x000028	
	0x00002c	
line 2	0x000030	
	0x000034	
line 3	0x000038	
	0x00003c	
	0x000040	
	0x000044	
	0x000048	



Direct Mapped Cache (Reading)



Direct Mapped Cache (Reading)


Tag	Index	Offset
-----	-------	--------

V	Tag		
→			

n bit index, m bit offset

Q: How big is cache (***data only***)?

Direct Mapped Cache (Reading)



n bit index, m bit offset

Q: How big is cache (***data only***)?

Cache of size 2^n blocks

Block size of 2^m bytes

Cache Size: 2^n bytes per block $\times$ 2^n blocks = 2^{n+m} bytes

Direct Mapped Cache (Reading)


Tag	Index	Offset
-----	-------	--------

V	Tag	Block	
→			

n bit index, m bit offset

Q: How much SRAM is needed (***data + overhead***)?

Direct Mapped Cache (Reading)



n bit index, m bit offset

Q: How much SRAM is needed (***data + overhead***)?

Cache of size 2^n blocks


Block size of 2^m bytes

Tag field: $32 - (n + m)$, Valid bit: 1

SRAM Size: $2^n \times (\text{block size} + \text{tag size} + \text{valid bit size})$
 $= 2^n \times (2^m \text{ bytes} \times 8 \text{ bits-per-byte} + (32 - n - m) + 1)$


Example: A Simple Direct Mapped Cache

Using **byte addresses** in this example! Addr Bus = 5 bits




Example: A Simple Direct Mapped Cache


Using **byte addresses** in this example! Addr Bus = 5 bits




1st Access




1st Access




2nd Access




2nd Access




3rd Access




3rd Access



4th Access



4th Access



5th Access

Processor	Cache	Memory
LB \$1 ← M[1] M LB \$2 ← M[5] M LB \$3 ← M[1] H LB \$3 ← M[4] H ➡ LB \$2 ← M[0]	tagdata 100100 0 100140 0 110 150 Misses: 2 Hits: 2	0100 1110 2120 3130 4140 5150 6160 7170 8180 9190 10200 11210 12220 13230 14240 15250
\$0 \$1110 \$2150 \$3140		

5th Access

Processor

LB \$1 ← M[1] M

LB \$2 ← M[5] M

LB \$3 ← M[1] H

LB \$3 ← M[4] H

→

LB \$2 ← M[0] H

\$0

\$1

110

\$2

100

\$3

140

Cache

Addr: 00000

tag

data

1

00

100

110

0

1

00

140

150

0

Misses: 2

Hits: 3

Memory

0

100

1

110

2

120

3

130

4

140

5

150

6

160

7

170

8

180

9

190

10

200

11

210

12

220

13

230


14

240

15

250

6th Access



6th Access

Processor	Cache	Memory
	Addr: 01010	
	tag data	
LB \$1 ← M[1] M	1 00 100	0 100
LB \$2 ← M[5] M		1 110
LB \$3 ← M[1] H		2 120
LB \$3 ← M[4] H		3 130
LB \$2 ← M[0] H	1 01 200	4 140
→ LB \$2 ← M[10] M		5 150
LB \$2 ← M[15]		6 160
		7 170
	1 00 140	8 180
		9 190
		10 200
	0	11 210
		12 220
		13 230
		14 240
		15 250
\$0		
\$1 110		
\$2 200		
\$3 140		
	Misses: 3	
	Hits: 3	

7th Access

Processor	Cache	Memory
LB \$1 ← M[1] M LB \$2 ← M[5] M LB \$3 ← M[1] H LB \$3 ← M[4] H LB \$2 ← M[0] H LB \$2 ← M[10] M → LB \$2 ← M[15]	tag data 100100 110 101200 210 100140 150 0 Misses: 3 Hits: 3	0100 1110 2120 3130 4140 5150 6160 7170 8180 9190 10200 11210 12220 13230 14240 15250

7th Access

Processor	Cache	Memory																																																											
LB \$1 ← M[1] M LB \$2 ← M[5] M LB \$3 ← M[1] H LB \$3 ← M[4] H LB \$2 ← M[0] H LB \$2 ← M[10] M ➡ LB \$2 ← M[15] M	Addr: 01111 <table><tr><th></th><th>tag</th><th>data</th></tr><tr><td>1</td><td>00</td><td>100</td></tr><tr><td></td><td></td><td>110</td></tr><tr><td>1</td><td>01</td><td>200</td></tr><tr><td></td><td></td><td>210</td></tr><tr><td>1</td><td>00</td><td>140</td></tr><tr><td></td><td></td><td>150</td></tr><tr><td>1</td><td>01</td><td>240</td></tr><tr><td></td><td></td><td>250</td></tr></table> Misses: 4 Hits: 3		tag	data	1	00	100			110	1	01	200			210	1	00	140			150	1	01	240			250	<table><tr><td>0</td><td>100</td></tr><tr><td>1</td><td>110</td></tr><tr><td>2</td><td>120</td></tr><tr><td>3</td><td>130</td></tr><tr><td>4</td><td>140</td></tr><tr><td>5</td><td>150</td></tr><tr><td>6</td><td>160</td></tr><tr><td>7</td><td>170</td></tr><tr><td>8</td><td>180</td></tr><tr><td>9</td><td>190</td></tr><tr><td>10</td><td>200</td></tr><tr><td>11</td><td>210</td></tr><tr><td>12</td><td>220</td></tr><tr><td>13</td><td>230</td></tr><tr><td>14</td><td>240</td></tr><tr><td>15</td><td>250</td></tr></table>	0	100	1	110	2	120	3	130	4	140	5	150	6	160	7	170	8	180	9	190	10	200	11	210	12	220	13	230	14	240	15	250
	tag	data																																																											
1	00	100																																																											
		110																																																											
1	01	200																																																											
		210																																																											
1	00	140																																																											
		150																																																											
1	01	240																																																											
		250																																																											
0	100																																																												
1	110																																																												
2	120																																																												
3	130																																																												
4	140																																																												
5	150																																																												
6	160																																																												
7	170																																																												
8	180																																																												
9	190																																																												
10	200																																																												
11	210																																																												
12	220																																																												
13	230																																																												
14	240																																																												
15	250																																																												
\$0 \$1110 \$2250 \$3140																																																													

8th Access

Processor	Cache	Memory																																																								
LB \$1 ← M[1] M LB \$2 ← M[5] M LB \$3 ← M[1] H LB \$3 ← M[4] H LB \$2 ← M[0] H LB \$2 ← M[10] M LB \$2 ← M[15] M ➡ LB \$2 ← M[8]	tag data <table><tr><td>1</td><td>00</td><td>100</td></tr><tr><td></td><td></td><td>110</td></tr><tr><td>1</td><td>01</td><td>200</td></tr><tr><td></td><td></td><td>210</td></tr><tr><td>1</td><td>00</td><td>140</td></tr><tr><td></td><td></td><td>150</td></tr><tr><td>1</td><td>01</td><td>240</td></tr><tr><td></td><td></td><td>250</td></tr></table> Misses: 4 Hits: 3	1	00	100			110	1	01	200			210	1	00	140			150	1	01	240			250	<table><tr><td>0</td><td>100</td></tr><tr><td>1</td><td>110</td></tr><tr><td>2</td><td>120</td></tr><tr><td>3</td><td>130</td></tr><tr><td>4</td><td>140</td></tr><tr><td>5</td><td>150</td></tr><tr><td>6</td><td>160</td></tr><tr><td>7</td><td>170</td></tr><tr><td>8</td><td>180</td></tr><tr><td>9</td><td>190</td></tr><tr><td>10</td><td>200</td></tr><tr><td>11</td><td>210</td></tr><tr><td>12</td><td>220</td></tr><tr><td>13</td><td>230</td></tr><tr><td>14</td><td>240</td></tr><tr><td>15</td><td>250</td></tr></table>	0	100	1	110	2	120	3	130	4	140	5	150	6	160	7	170	8	180	9	190	10	200	11	210	12	220	13	230	14	240	15	250
1	00	100																																																								
		110																																																								
1	01	200																																																								
		210																																																								
1	00	140																																																								
		150																																																								
1	01	240																																																								
		250																																																								
0	100																																																									
1	110																																																									
2	120																																																									
3	130																																																									
4	140																																																									
5	150																																																									
6	160																																																									
7	170																																																									
8	180																																																									
9	190																																																									
10	200																																																									
11	210																																																									
12	220																																																									
13	230																																																									
14	240																																																									
15	250																																																									
\$0 <table><tr><td></td></tr><tr><td>110</td></tr><tr><td>250</td></tr><tr><td>140</td></tr></table>		110	250	140																																																						
110																																																										
250																																																										
140																																																										

8th Access

Processor	Cache	Memory
	Addr: 01000	
	tag data	
LB \$1 ← M[1] M	1 01 180	0 100
LB \$2 ← M[5] M		1 110
LB \$3 ← M[1] H		2 120
LB \$3 ← M[4] H		3 130
LB \$2 ← M[0] H		4 140
LB \$2 ← M[10] M	1 01 200	5 150
LB \$2 ← M[15] M		6 160
→ LB \$2 ← M[8] M		7 170
		8 180
		9 190
		10 200
		11 210
		12 220
		13 230
		14 240
		15 250

\$0

\$1

\$2

\$3

110

180

140

Misses: 5

Hits: 3

Misses

Three types of misses

- Cold (aka Compulsory)
 - The line is being referenced for the first time
- Capacity
 - The line was evicted because the cache was not large enough
- Conflict
 - The line was evicted because of another access whose index conflicted

Misses

Q: How to avoid...

Cold Misses

- Unavoidable? The data was never in the cache...
- Prefetching!

Capacity Misses

- Buy more SRAM


Conflict Misses

- Use a more flexible cache design

Direct Mapped Example: 6th Access

~~Using **byte addresses** in this example! Addr Bus = 5 bits~~

Pathological example



6th Access

Processor	Cache	Memory
	Addr: 0110 <u>0</u>	
	tag data	
LB \$1 ← M[1] M	1 00 100	0 100
LB \$2 ← M[5] M		1 110
LB \$3 ← M[1] H		2 120
LB \$3 ← M[4] H		3 130
LB \$2 ← M[0] H	0	4 140
LB \$2 ← M[12] M		5 150
LB \$2 ← M[8]		6 160
	1 01 220	7 170
		8 180
		9 190
	0	10 200
		11 210
		12 220
		13 230
		14 240
		15 250
	Misses: 3	
	Hits: 3	

7th Access

Processor	Cache	Memory
LB \$1 ← M[1] M LB \$2 ← M[5] M LB \$3 ← M[1] H LB \$3 ← M[4] H LB \$2 ← M[0] H LB \$2 ← M[12] M ➡ LB \$2 ← M[8]	tagdata 100 00100 110 0 101 01220 230 0 Misses:3 Hits:3	0100 1110 2120 3130 4140 5150 6160 7170 8180 9190 10200 11210 12220 13230 14240 15250


7th Access

Processor	Cache	Memory
	Addr: 0100 <u>0</u>	
	tag data	
LB \$1 ← M[1] M	1 01 180	0 100
LB \$2 ← M[5] M		1 110
LB \$3 ← M[1] H		2 120
LB \$3 ← M[4] H		3 130
LB \$2 ← M[0] H		4 140
LB \$2 ← M[12] M	0	5 150
→ LB \$2 ← M[8] M		6 160
		7 170
	1 01 220	8 180
		9 190
		10 200
	0	11 210
		12 220
		13 230
		14 240
		15 250
\$0		
\$1 180		
\$2 220		
\$3 140		
	Misses: 4	
	Hits: 3	

8th and 9th Access

Processor	Cache	Memory
LB \$1 ← M[1] M LB \$2 ← M[5] M LB \$3 ← M[1] H LB \$3 ← M[4] H LB \$2 ← M[0] H LB \$2 ← M[12] M LB \$2 ← M[8] M → LB \$2 ← M[4] LB \$2 ← M[0] \$0 \$1 180 \$2 220 \$3 140	tag data 1 01 180 190 0 1 01 220 230 0 Misses: 4 Hits: 3	0 100 1 110 2 120 3 130 4 140 5 150 6 160 7 170 8 180 9 190 10 200 11 210 12 220 13 230 14 240 15 250

8th and 9th Access



10th and 11th Access

Processor	Cache	Memory
LB \$1 ← M[1] M		0 100
LB \$2 ← M[5] M		1 110
LB \$3 ← M[1] H		2 120
LB \$3 ← M[4] H		3 130
LB \$2 ← M[0] H		4 140
LB \$2 ← M[12] M		5 150
LB \$2 ← M[8] M		6 160
LB \$2 ← M[4] M		7 170
LB \$2 ← M[0] M		8 180
LB \$2 ← M[12]		9 190
LB \$2 ← M[8]		10 200
		11 210
		12 220
		13 230
		14 240
		15 250

tag data		
1	00	100
		110
0		
1	00	140
		150
0		

Misses: 4+2

Hits: 3

10th and 11th Access

Processor	Cache	Memory
LB \$1 ← M[1] M		0 100
LB \$2 ← M[5] M		1 110
LB \$3 ← M[1] H		2 120
LB \$3 ← M[4] H		3 130
LB \$2 ← M[0] H		4 140
LB \$2 ← M[12] M		5 150
LB \$2 ← M[8] M		6 160
LB \$2 ← M[4] M		7 170
LB \$2 ← M[0] M		8 180
LB \$2 ← M[12] M		9 190
LB \$2 ← M[8] M		10 200
		11 210
		12 220
		13 230
		14 240
		15 250

tag	data
1	180
	190
0	
1	220
	230
0	

Misses: 4+2+2

Hits: 3


Cache Organization

How to avoid Conflict Misses



Three common designs

- Fully associative: Block can be anywhere in the cache
- Direct mapped: Block can only be in one line in the cache
- Set-associative: Block can be in a few (2 to 8) places in the cache

Fully Associative Cache (Reading)





Fully Associative Cache (Reading)



m bit offset , 2^n blocks (cache lines)

Q: How big is cache (**data only**)?

Fully Associative Cache (Reading)



m bit offset , 2^n blocks (cache lines)

Q: How big is cache (**data only**)?

Cache of size 2^n blocks



Block size of 2^m bytes

Cache Size: number-of-blocks x block size

$$= 2^n \times 2^m \text{ bytes}$$

$$= 2^{n+m} \text{ bytes}$$


Fully Associative Cache (Reading)



m bit offset , 2^n blocks (cache lines)

Q: How much SRAM needed (***data + overhead***)?

Fully Associative Cache (Reading)



m bit offset , 2^n blocks (cache lines)

Q: How much SRAM needed (data + overhead)?

Cache of size 2^n blocks

Block size of 2^m bytes

Tag field: $32 - m$


Valid bit: 1

SRAM size: $2^n \times (\text{block size} + \text{tag size} + \text{valid bit size})$


$= 2^n \times (2^m \text{ bytes} \times 8 \text{ bits-per-byte} + (32-m) + 1)$

Example: Simple Fully Associative Cache


Using **byte addresses** in this example! Addr Bus = 5 bits




1st Access




1st Access




2nd Access




2nd Access




3rd Access




3rd Access




4th Access




4th Access



5th Access




5th Access



6th Access

Processor	Cache	Memory
LB \$1 ← M[1] M LB \$2 ← M[5] M LB \$3 ← M[1] H LB \$3 ← M[4] H LB \$2 ← M[0] H ➡ LB \$2 ← M[12] LB \$2 ← M[8]	tagdata 10100 110 12140 150 0 0 Misses: 2 Hits: 3	0100 1110 2120 3130 4140 5150 6160 7170 8180 9190 10200 11210 12220 13230 14240 15250
\$0 \$1110 \$2100 \$3140		

6th Access



7th Access

Processor	Cache	Memory																																																					
LB \$1 ← M[1] M LB \$2 ← M[5] M LB \$3 ← M[1] H LB \$3 ← M[4] H LB \$2 ← M[0] H LB \$2 ← M[12] M ➡ LB \$2 ← M[8]	tag data <table><tr><td>1</td><td>0000</td><td>100</td></tr><tr><td></td><td></td><td>110</td></tr><tr><td>1</td><td>0010</td><td>140</td></tr><tr><td></td><td></td><td>150</td></tr><tr><td>1</td><td>0110</td><td>220</td></tr><tr><td></td><td></td><td>230</td></tr><tr><td>0</td><td></td><td></td></tr></table> Misses: 3 Hits: 3	1	0000	100			110	1	0010	140			150	1	0110	220			230	0			<table><tr><td>0</td><td>100</td></tr><tr><td>1</td><td>110</td></tr><tr><td>2</td><td>120</td></tr><tr><td>3</td><td>130</td></tr><tr><td>4</td><td>140</td></tr><tr><td>5</td><td>150</td></tr><tr><td>6</td><td>160</td></tr><tr><td>7</td><td>170</td></tr><tr><td>8</td><td>180</td></tr><tr><td>9</td><td>190</td></tr><tr><td>10</td><td>200</td></tr><tr><td>11</td><td>210</td></tr><tr><td>12</td><td>220</td></tr><tr><td>13</td><td>230</td></tr><tr><td>14</td><td>240</td></tr><tr><td>15</td><td>250</td></tr></table>	0	100	1	110	2	120	3	130	4	140	5	150	6	160	7	170	8	180	9	190	10	200	11	210	12	220	13	230	14	240	15	250
1	0000	100																																																					
		110																																																					
1	0010	140																																																					
		150																																																					
1	0110	220																																																					
		230																																																					
0																																																							
0	100																																																						
1	110																																																						
2	120																																																						
3	130																																																						
4	140																																																						
5	150																																																						
6	160																																																						
7	170																																																						
8	180																																																						
9	190																																																						
10	200																																																						
11	210																																																						
12	220																																																						
13	230																																																						
14	240																																																						
15	250																																																						
\$0 <table><tr><td></td></tr><tr><td>110</td></tr><tr><td>220</td></tr><tr><td>140</td></tr></table>		110	220	140																																																			
110																																																							
220																																																							
140																																																							

8th and 9th Access

Processor	Cache	Memory
LB \$1 ← M[1] M LB \$2 ← M[5] M LB \$3 ← M[1] H LB \$3 ← M[4] H LB \$2 ← M[0] H LB \$2 ← M[12] M LB \$2 ← M[8] M ➡ LB \$2 ← M[4] LB \$2 ← M[0] \$0 \$1110 \$2180 \$3140	tag data 10000100 10010140 10110220 10100180 110 150 230 190 Misses: 4 Hits: 3	0100 1110 2120 3130 4140 5150 6160 7170 8180 9190 10200 11210 12220 13230 14240 15250

8th and 9th Access

Processor	Cache	Memory																																																								
LB \$1 ← M[1] M LB \$2 ← M[5] M LB \$3 ← M[1] H LB \$3 ← M[4] H LB \$2 ← M[0] H LB \$2 ← M[12] M LB \$2 ← M[8] M LB \$2 ← M[4] H LB \$2 ← M[0] H	tagdata <table><tr><td>1</td><td>0000</td><td>100</td></tr><tr><td></td><td></td><td>110</td></tr><tr><td>1</td><td>0010</td><td>140</td></tr><tr><td></td><td></td><td>150</td></tr><tr><td>1</td><td>0110</td><td>220</td></tr><tr><td></td><td></td><td>230</td></tr><tr><td>1</td><td>0100</td><td>180</td></tr><tr><td></td><td></td><td>190</td></tr></table> Misses: 4 Hits: 3+2	1	0000	100			110	1	0010	140			150	1	0110	220			230	1	0100	180			190	<table><tr><td>0</td><td>100</td></tr><tr><td>1</td><td>110</td></tr><tr><td>2</td><td>120</td></tr><tr><td>3</td><td>130</td></tr><tr><td>4</td><td>140</td></tr><tr><td>5</td><td>150</td></tr><tr><td>6</td><td>160</td></tr><tr><td>7</td><td>170</td></tr><tr><td>8</td><td>180</td></tr><tr><td>9</td><td>190</td></tr><tr><td>10</td><td>200</td></tr><tr><td>11</td><td>210</td></tr><tr><td>12</td><td>220</td></tr><tr><td>13</td><td>230</td></tr><tr><td>14</td><td>240</td></tr><tr><td>15</td><td>250</td></tr></table>	0	100	1	110	2	120	3	130	4	140	5	150	6	160	7	170	8	180	9	190	10	200	11	210	12	220	13	230	14	240	15	250
1	0000	100																																																								
		110																																																								
1	0010	140																																																								
		150																																																								
1	0110	220																																																								
		230																																																								
1	0100	180																																																								
		190																																																								
0	100																																																									
1	110																																																									
2	120																																																									
3	130																																																									
4	140																																																									
5	150																																																									
6	160																																																									
7	170																																																									
8	180																																																									
9	190																																																									
10	200																																																									
11	210																																																									
12	220																																																									
13	230																																																									
14	240																																																									
15	250																																																									
\$0 \$1110 \$2180 \$3140																																																										

10th and 11th Access

Processor	Cache	Memory
LB \$1 ← M[1] M		0 100
LB \$2 ← M[5] M		1 110
LB \$3 ← M[1] H		2 120
LB \$3 ← M[4] H		3 130
LB \$2 ← M[0] H		4 140
LB \$2 ← M[12] M		5 150
LB \$2 ← M[8] M		6 160
LB \$2 ← M[4] H		7 170
LB \$2 ← M[0] H		8 180
→ LB \$2 ← M[12]		9 190
LB \$2 ← M[8]		10 200
		11 210
		12 220
		13 230
		14 240
		15 250

Cache		
tag	data	
1 0000	100	
	110	
1 0010	140	
	150	
1 0110	220	
	230	
1 0100	180	
	190	

Misses: 4
Hits: 3+2

10th and 11th Access

Processor	Cache	Memory
LB \$1 ← M[1] M		0 100
LB \$2 ← M[5] M		1 110
LB \$3 ← M[1] H		2 120
LB \$3 ← M[4] H		3 130
LB \$2 ← M[0] H		4 140
LB \$2 ← M[12] M		5 150
LB \$2 ← M[8] M		6 160
LB \$2 ← M[4] H		7 170
LB \$2 ← M[0] H		8 180
→ LB \$2 ← M[12] H		9 190
LB \$2 ← M[8] H		10 200
		11 210
		12 220
		13 230
		14 240
		15 250

Cache		
tag	data	
1	0000	100
		110
1	0010	140
		150
1	0110	220
		230
1	0100	180
		190

Misses: 4

Hits: 3+2+2

Eviction

Which cache line should be evicted from the cache to make room for a new line?

- Direct-mapped
 - no choice, must evict line selected by index
- Associative caches
 - random: select one of the lines at random
 - round-robin: similar to random
 - FIFO: replace oldest line
 - LRU: replace line that has not been used in the longest time

Cache Tradeoffs

Direct Mapped

Fully Associative

+ Smaller

Tag Size

Larger –

+ Less

SRAM Overhead

More –

+ Less

Controller Logic

More –

+ Faster

Speed

Slower –

+ Less

Price

More –

+ Very

Scalability

Not Very –

– Lots

of conflict misses

Zero +

– Low

Hit rate

High +

– Common

Pathological Cases?

?

Compromise

Set-associative cache


Like a direct-mapped cache

- Index into a location
- Fast

Like a fully-associative cache


- Can store multiple entries
 - decreases thrashing in cache
- Search in each element

3-Way Set Associative Cache (Reading)



Comparison: Direct Mapped

Using **byte addresses** in this example! Addr Bus = 5 bits




Comparison: Direct Mapped

Using **byte addresses** in this example! Addr Bus = 5 bits

Processor	Cache	Memory
	4 cache lines	
	<u>2</u> word block	
	<u>2</u> bit tag field	
	2 bit index field	
	1 bit block offset field	
	tag data	
LB \$1 ← M[1] M	1 00 100	0 100
LB \$2 ← M[5] M		1 110
LB \$3 ← M[1] H		2 120
LB \$3 ← M[4] H		3 130
LB \$2 ← M[0] H	0	4 140
LB \$2 ← M[12] M		5 150
LB \$2 ← M[5] M		6 160
→ LB \$2 ← M[12] M	1 00 140	7 170
LB \$2 ← M[5] M		8 180
LB \$2 ← M[12] M		9 190
LB \$2 ← M[5] M	0	10 200
		11 210
		12 220
		13 230
		14 240
		15 250
	Misses: 8	
	Hits: 3	

Comparison: Fully Associative

Using **byte addresses** in this example! Addr Bus = 5 bits



Comparison: Fully Associative

Using **byte addresses** in this example! Addr Bus = 5 bits

Processor	Cache	Memory
	4 cache lines 2 word block 4 bit tag field 1 bit block offset field	
	tag data	
LB \$1 ← M[1] M	1 0000 100	0 100
LB \$2 ← M[5] M		1 110
LB \$3 ← M[1] H		2 120
LB \$3 ← M[4] H		3 130
LB \$2 ← M[0] H		4 140
LB \$2 ← M[12] M	1 0010 140	5 150
LB \$2 ← M[5] H		6 160
→ LB \$2 ← M[12] H	1 0110 220	7 170
LB \$2 ← M[5] H		8 180
LB \$2 ← M[12] H		9 190
LB \$2 ← M[5] H		10 200
		11 210
		12 220
		13 230
		14 240
		15 250
	Misses: 3	
	Hits: 8	

Comparison: 2 Way Set Assoc

Using **byte addresses** in this example! Addr Bus = 5 bits

Processor	Cache	2 sets 2 word block 3 bit tag field 1 bit set index field 1 bit block offset field	Memory
LB \$1 ← M[1]	tag	data	0 100
LB \$2 ← M[5]	0		1 110
LB \$3 ← M[1]			2 120
LB \$3 ← M[4]			3 130
LB \$2 ← M[0]	0		4 140
LB \$2 ← M[12]			5 150
LB \$2 ← M[5]			6 160
LB \$2 ← M[12]			7 170
LB \$2 ← M[5]			8 180
LB \$2 ← M[12]			9 190
LB \$2 ← M[5]			10 200
			11 210
			12 220
			13 230
			14 240
			15 250
	Misses:		
	Hits:		

Comparison: 2 Way Set Assoc

Using **byte addresses** in this example! Addr Bus = 5 bits

Processor	Cache	2 sets 2 word block 3 bit tag field 1 bit set index field 1 bit block offset field	Memory
LB \$1 ← M[1] M	tag	data	0 100
LB \$2 ← M[5] M	0		1 110
LB \$3 ← M[1] H			2 120
LB \$3 ← M[4] H			3 130
LB \$2 ← M[0] H	0		4 140
LB \$2 ← M[12] M			5 150
LB \$2 ← M[5] M			6 160
LB \$2 ← M[12] H			7 170
LB \$2 ← M[5] H			8 180
LB \$2 ← M[12] H			9 190
LB \$2 ← M[5] H			10 200
			11 210
			12 220
			13 230
			14 240
			15 250
		Misses: 4	
		Hits: 7	

Remaining Issues

To Do:

- Evicting cache lines
- Picking cache parameters
- Writing using the cache

Summary

Caching assumptions

- small working set: 90/10 rule
- can predict future: spatial & temporal locality

Benefits

- big & fast memory built from (big & slow) + (small & fast)

Tradeoffs:

associativity, line size, hit cost, miss penalty, hit rate

- Fully Associative → higher hit cost, higher hit rate
- Larger block size → lower hit cost, higher miss penalty

Next up: other designs; writing to caches

Administrivia

Upcoming agenda

- HW3 was due **yesterday** Wednesday, March 13th
- PA2 Work-in-Progress circuit due **before** spring break
- Spring break: Saturday, March 16th to Sunday, March 24th
- Prelim2 Thursday, March 28th, right after spring break
- PA2 due Thursday, April 4th

Have a great Spring Break!!!