


Virtual Memory


Linear Page Table

- Page Table Entry (PTE) contains:
 - A bit to indicate if a page exists
 - PPN (physical page number) for a memory-resident page
 - DPN (disk page number) for a page on the disk
 - Status bits for protection and usage
- OS sets the Page Table Base Register whenever active user process changes



Hierarchical Page Table

Virtual Address



Root of the Current Page Table

(Processor Register)

p1

Level 1 Page Table

p2

Level 2 Page Tables

offset

Data Pages

- page in primary memory
- page in secondary memory
- PTE of a nonexistent page



Translation Lookaside Buffers


Address translation is very expensive!

In a two-level page table, each reference becomes several memory accesses


Solution: *Cache translations in TLB*

TLB hit \Rightarrow *Single Cycle Translation*

TLB miss \Rightarrow *Page Table Walk to refill*




Variable Sized Page Support




Variable Size Page TLB

Some systems support multiple page sizes.




Hierarchical Page Table Walk: SPARC v8



MMU does this table walk in hardware on a TLB miss

Translation for Page Tables

- Can references to page tables TLB miss
- Can this go on forever?



Address Translation: *putting it all together*

