Caches

Hakim Weatherspoon CS 3410, Spring 2011 Computer Science Cornell University

Announcements

HW3 available due *next* Tuesday

- Work with alone wartner
- Be responsible with new knowledge

Use your resources

 FAQ, class notes, book, Sections, office hours, newsgroup, CSUGLab

Next six weeks

- Two homeworks and two projects
- Optional prelim1 tomorrow, Wednesday, in Philips 101
- Prelim2 will be Thursday, April 28th
- PA4 will be final project (no final exam)

Goals for Today: caches

Caches vs memory vs tertiary storage

- Tradeoffs: big & slow vs small & fast
 - Best of both worlds
- working set: 90/10 rule
- How to predict future: temporal & spacial locality

Cache organization, parameters and tradeoffs associativity, line size, hit cost, miss penalty, hit rate

- Fully Associative

 higher hit cost, higher hit rate
- Larger block size

 lower hit cost, higher miss penalty


Performance

CPU clock rates ~0.2ns - 2ns (5GHz-500MHz) Latency **Technology** Capacity \$/GB 100s of seconds ency 1 TB Tape \$.03 Millions of cycles (ms) 2 TB Disk SSD (Flash) 128 GB \$2 Thousands of cycles (us) **DRAM** 8 GB \$10 50-300 cycles (10s of ns) \$4000 5-15 cycles (few ns) SRAM off-chip 8 MB 1-3 cycles (ns) SRAM on-chip 256 KB **333**

Others: eDRAM aka 1-T.SRAM, FeRAM, CD, DVD, ...

Q: Can we create illusion of cheap + large + fast?

<u> Memory Pyramid</u>



These are rough numbers: mileage may vary for latest/greatest Caches usually made of SRAM (or eDRAM)


Memory Hierarchy

Memory closer to processor 90/10 rule

- small & fast
- stores active data

Memory farther from processor

- big & slow
- stores inactive data



CPU

Active vs Inactive Data

Assumption: Most data is not active.

Q: How to decide what is active?


A: Some committee decides

A: Programmer decides

A: Compiler decides


A: OS decides at run-time

A: Hardware decides at run-time



Insight of Caches

Q: What is "active" data?



If Mem[x] is was accessed *recently*...

... then Mem[x] is likely to be accessed soon

• Exploit temporal locality:

... then $Mem[x \pm \varepsilon]$ is likely to be accessed soon

• Exploit spatial locality:

Memory trace

0x7c9a2b18 0x7c9a2b19 0x7c9a2b1a 0x7c9a2b1b 0x7c9a2b1c 0x7c9a2b1d 0x7c9a2b1e 0x7c9a2b1f 0x7c9a2b20 0x7c9a2b21 0x7c9a2b22 0x7c9a2b23 0x7c9a2b28 0x7c9a2b2c 0x0040030c 0x00400310 0x7c9a2b04 0x00400314 0x7c9a2b00


0x00400318

0x0040031c

```
int (n) = 4;
```

```
int(k)
            3,
               14, 0, 10 };
int fib(int i) {
  if (i <= 2) return i;
  else return fib(i-1)+fib(i-2);
int main(int ac, char **av)
  for (int i = 0; (i) < (n)
     printi(fib(k[i]));
     prints("\n");
```

Locality




Memory Hierarchy

Memory closer to processor is fast but small

- usually stores subset of memory farther away
 - "strictly inclusive"
- alternatives:
 - strictly exclusive
 - mostly inclusive
- Transfer whole blocks (cache lines):

4kb: disk \leftrightarrow ram

256b: ram \leftrightarrow L2



Cache Lookups (Read)

Processor tries to access Mem[x]

Check: is block containing Mem[x] in the cache?

- Yes: cache hit
 - return requested data from cache line
- No: cache miss

 * read block from memory (or lower level cache)


 * devict an existing cache line to make room)

 place new block in cache

 return requested data

 y > and stall the pipeline while all of this happens

Cache Organization



- Gain speed by performing lookups in parallel
 - but requires die real estate for lookup logic More 🐉
- Reduce lookup logic by limiting where in the cache a block might be placed
 - but might reduce cache effectiveness

<u>Three common designs</u>

A given data block can be placed...

- Lot flexibility
- ... in any cache line -> Fully Associative
- ... in exactly one cache line → Direct Mapped no flex, life
- ... in a small set of cache lines -> Set Associative

Best Hitratio

éasiest charpest (realestate 1 m p

Direct Mapped Cache
Direct Mapped Cache

 Each block number mapped to a single cache line index

Simplest hardware

ine 0 0x0 0 0x0., 4 0x0 8 0x0 c
line 1
LI words

	0x000000	
	0x000004	
	0x000008	
	0x00000c	
	0x000010	
	0x000014	
١	0x000018	
	0x00001c	
	/ 0x000020	
. (0x000024	
	0x000028	
	0x00002c	
	0x000030	
	0x000034	
	0x000038	
	0x00003c	
	0x000040	
	0x000044	

0x000048

Direct Mapped Cache
Direct Mapped Cache

Each block number mapped to a single cache line index

Simplest hardware

ucache	lines	
line 0	Xa	6
line 2 line 3		
	L 2 w	ards

0x000000	
0x000004	>
0x000008	
0x00000c	
$\int 0x000010$	
0x000014	
$\frac{1}{2}$ (0x000018	
0x00001c	
$\sqrt{0}$ 0x000020	a
	6
(0x000028	
0x00002c	
$\int 0x000030$	
0x000034	
2 0x000038	
0x00003c	
0x000040	
0x000044	
0x000048	16

Tags and Offsets

Assume sixteen 64-byte cache lines

0x7FFF3D4D


= 0111 1111 1111 1111 0011 1101 0100 1101

Need meta-data for each cache line:


- valid bit: is the cache line non-empty?
- tag: which block is stored in this line (if valid)
- Q: how to check if X is in the cache?
- Q: how to clear a cache line?

A Simple Direct Mapped Cache

Using byte addresses in this example! Addr Bus = 5 bits



Direct Mapped Cache (Reading)



Direct Mapped Cache Size

Tag Index Offset

n bit index, m bit offset

Q: How big is cache (data only)?

Q: How much SRAM needed (data + overhead)?

$$2^{n} \text{ Lines. } 2^{m} \text{ 6ytes per line} = 2^{n+m} \text{ 6ytes}$$

$$\Rightarrow ((32-n-m)+1) \cdot 2^{n} = \text{ overhead}$$

Cache Performance

Cache Performance (very simplified):

L1 (SRAM): 512 x 64 byte cache lines, direct mapped

Data cost: 3 cycle per word access

Lookup cost: 2 cycle

Mem (DRAM): 4GB

Data cost: 50 cycle per word, plus 3 cycle per consecutive word

$$5$$
 cycles per h.t
 $90/10$ rule
 90% h.t
 $2+50+16*3=100$ cycle
 $945+11*00=5+50+15*3=100$ miss
 4.5 $10=14.5$
Performance depends on:

Performance depends on:

Access time for hit, miss penalty, hit rate

Misses

Cache misses: classification

The line is being referenced for the first time

• Cold (aka Compulsory) Miss -> Prafe 664

The line was in the cache, but has been evicted

Avoiding Misses


Q: How to avoid...

Cold Misses

- Unavoidable? The data was never in the cache...
- Prefetching!

Other Misses

- Buy more SRAM
- Use a more flexible cache design



Misses

Cache misses: classification

The line is being referenced for the first time

Cold (aka Compulsory) Miss

The line was in the cache, but has been evicted...

- ... because some other access with the same index
 - Conflict Miss
- ... because the cache is too small
 - i.e. the *working set* of program is larger than the cache
 - Capacity Miss

Avoiding Misses

Q: How to avoid...

Cold Misses

- Unavoidable? The data was never in the cache...
- Prefetching!

Capacity Misses

Buy more SRAM

Conflict Misses

Use a more flexible cache design


<u>Three common designs</u>

A given data block can be placed...


- ... in any cache line -> Fully Associative
- ... in exactly one cache line → Direct Mapped
- ... in a small set of cache lines \rightarrow Set Associative

A Simple Fully Associative Cache

Using byte addresses in this example! Addr Bus = 5 bits



Fully Associative Cache (Reading)




Fully Associative Cache Size

Tag Offset

m bit offset , 2^n cache lines

Q: How big is cache (data only)?

Q: How much SRAM needed (data + overhead)?



... but large block size can still reduce hit rate vector add trace: 0, 100, 200, 1, 101, 201, 2, 202, ... Hit rate with four fully-associative 2-byte cache lines?

With two fully-associative 4-byte cache lines?

Misses

Cache misses: classification

Cold (aka Compulsory)

The line is being referenced for the first time

Capacity

- The line was evicted because the cache was too small
- i.e. the working set of program is larger than the cache

Conflict

 The line was evicted because of another access whose index conflicted

<u>Summary</u>

Caching assumptions

- small working set: 90/10 rule
- can predict future: spatial & temporal locality

Benefits

big & fast memory built from (big & slow) + (small & fast)

Tradeoffs:

associativity, line size, hit cost, miss penalty, hit rate

- Fully Associative

 higher hit cost, higher hit rate
- Larger block size

 lower hit cost, higher miss penalty

Next up: other designs; writing to caches