

Numbers & Arithmetic

Hakim Weatherspoon
CS 3410, Spring 2011
Computer Science
Cornell University

See: P&H Chapter 2.4 - 2.6, 3.2, C.5 – C.6


Announcements

Make sure you are

- Registered for class
- Can access CMS
- Have a Section you can go to
- Have a project partner

Sections are on this week

HW 1 out later today

- Due in one week, start early
 - Work alone
 - Use your resources
 - Class notes, book, Sections, office hours, newsgroup, CSUG₂Lab
- 

Announcements

Check online syllabus/schedule

- Slides and Reading for lectures
- Office Hours
- Homework and Programming Assignments
- Prelims: Thursday, March 11 and April 28th

- Schedule is subject to change

Goals for today

Review

- Circuit design (e.g. voting machine)
- Number representations
- Building blocks (encoders, decoders, multiplexors)

Binary Operations

- One-bit and four-bit adders
- Negative numbers and two's complement
- Addition (two's complement)
- Subtraction (two's complement)
- Performance

Logic Minimization

- How to implement a desired function?

a	b	c	out
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

$\bar{a}\bar{b}\bar{c}$
 $\bar{a}\bar{b}c$
 $\bar{a}bc$
 $a\bar{b}c$


Logic Minimization

- How to implement a desired function?

a	b	c	out	minterm
0	0	0	0	$\bar{a} \bar{b} \bar{c}$
0	0	1	1	$\bar{a} \bar{b} c$
0	1	0	0	$\bar{a} b \bar{c}$
0	1	1	1	$\bar{a} b c$
1	0	0	0	$a \bar{b} \bar{c}$
1	0	1	1	$a \bar{b} c$
1	1	0	0	$a b \bar{c}$
1	1	1	0	$a b c$

sum of products:

- OR of all minterms where out=1



corollary: *any* combinational circuit *can be* implemented in two levels of logic (ignoring inverters)

Karnaugh Maps

How does one find the most efficient equation?

- Manipulate algebraically until...?
- Use Karnaugh maps (optimize visually)
- Use a software optimizer

For large circuits

- Decomposition & reuse of building blocks


Voting machine

- Voting Machine!
 - optical scan (thanks FL)
- Assume:
 - vote is recorded on paper by filling a circle
 - fixed number of choices
 - don't worry about "invalids"

Al Franken	<input type="radio"/>
Bill Clinton	<input type="radio"/>
Condi Rice	<input type="radio"/>
Dick Cheney	<input type="radio"/>
Eliot Spitzer	<input type="radio"/>
Fred Upton	<input type="radio"/>
Write-in Lizard People	<input checked="" type="radio"/>

Voting Machine Components

5 Essential Components?



Ballots




The 3410 optical scan
vote counter reader
machine

- Input: paper with at exactly one mark
- Datapath: process current ballot
- Output: a number the supervisor can record
- Memory & control: none for now

Input




- Photo-sensitive transistor
 - photons replenish gate depletion region
 - can distinguish dark and light spots on paper



- Use array of N sensors for voting machine input

Output


- 7-Segment LED
- photons emitted when electrons fall into holes



Block Diagram



Encoders



- N might be large
- Routing wires is expensive
- More efficient encoding?

$$\log_2(N)$$

Number Representations

- Base 10 - Decimal

6 3 7

10^2 10^1 10^0

- Just as easily use other bases
 - Base 2 - Binary
 - Base 8 - Octal
 - Base 16 - Hexadecimal

Counting

- Counting

<i>dec</i>	<i>oct</i>
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	10
9	11
10	12
⋮	⋮
100	77
	100

Base Conversion

- Base conversion via repetitive division
 - Divide by base, write remainder, move left with quotient

$$\begin{array}{l} 637 \div 10 = 63 \text{ rem } 7 \\ \quad \div 10 = 6 \text{ rem } 3 \\ \quad \div 10 = 0 \text{ rem } 6 \end{array}$$

Handwritten notes: The remainders 7, 3, and 6 are grouped by a yellow bracket on the right, labeled "msb" at the bottom and "lsb" at the top. To the right of the first division, the number "637" is written.

Base Conversion

- Base conversion via repetitive division
 - Divide by base, write remainder, move left with quotient

$637 \div 2 = 318$ rem 1
 $\div 2 = 159$ rem 0
 $\div 2 = 79$ rem 1
 $\div 2 = 39$ rem 1
 $\div 2 = 19$ rem 1
 $\div 2 = 9$ rem 1
 $\div 2 = 4$ rem 0
 $\div 2 = 2$ rem 0
 $\div 2 = 1$ rem 0
 $\div 2 = 0$ rem 0

Binary representation: 100111101
 Grouped into hex: 27d
 Hex result: 0x27d

msb

Base Conversion

- Base conversion via repetitive division
 - Divide by base, write remainder, move left with quotient

$$\begin{array}{l} 637 \div 16 = 39 \text{ rem } 13 \\ \div 16 = 2 \text{ rem } 7 \\ \div 16 = 0 \text{ rem } 2 \end{array}$$


lsb ² 16
40
640
msb

$$\begin{array}{r} 27 \quad 13 \\ 27 \quad d \\ 0x27d \end{array}$$

Hexadecimal, Binary, Octal Conversions

Encoder Implementation


- Implementation . . .
 - assume 8 choices, exactly one mark detected




3-bit encoder
(8-to-3)

	msb	lsb
i0	0	00
i1	1	01
i2	0	10
i3	1	11
i4	1	00
i5	1	01
i6	1	10
i7	1	11

Ballot Reading




7-Segment LED Decoder



- 3 inputs
- encode 0 – 7 in binary
- 7 outputs
- one for each LED

7 Segment LED Decoder Implementation


b2	b1	b0	d6	d5	d4	d3	d2	d1	d0
0	0	0							
0	0	1							
0	1	0							
0	1	1							
1	0	0							
1	0	1							
<u>1</u>	<u>1</u>	<u>0</u>	1	0	0	0	0	1	1
1	1	1							



7 Segment LED Decoder

Implementation

b2	b1	b0	d6	d5	d4	d3	d2	d1	d0
0	0	0	1	1	1	0	1	1	1
0	0	1	1	0	0	0	0	0	1
0	1	0	0	1	1	1	0	1	1
0	1	1	1	1	0	1	0	1	1
1	0	0	1	0	0	1	1	0	1
1	0	1	1	1	0	1	1	1	0
1	1	0	1	1	1	1	1	1	0
1	1	1	1	0	0	0	0	1	1






Ballot Reading and Display



Ballots

The 3410 optical scan
vote counter reader
machine

Building Blocks



Goals for today

Review

- Circuit design (e.g. voting machine)
- Number representations
- Building blocks (encoders, decoders, multiplexors)

Binary Operations

- One-bit and four-bit adders
- Negative numbers and two's compliment
- Addition (two's compliment)
- Subtraction (two's compliment)
- Performance


Binary Addition

$$\begin{array}{r} | \\ 183 \\ + 254 \\ \hline 437 \\ \hline \end{array}$$

$$\begin{array}{r} + 011100 \\ \hline 101010 \end{array}$$

- Addition works the same way regardless of base
- Add the digits in each position
- Propagate the carry

1-bit Adder




Half Adder

- Adds two 1-bit numbers
- Computes 1-bit result and 1-bit carry

A	B	C	R
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

1-bit Adder with Carry




Full Adder

- Adds three 1-bit numbers
- Computes 1-bit result and 1-bit carry
- Can be cascaded

A	B	C _{in}	C _{out}	R
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


4-bit Adder




4-Bit Full Adder

- Adds two 4-bit numbers and carry in
- Computes 4-bit result and carry out
- Can be cascaded

4-bit Adder



4-bit Adder



- Adds two 4-bit numbers, along with carry-in
- Computes 4-bit result and carry out

Arithmetic with Negative Numbers

- Addition with negatives:

$0111 = 7$

- $pos + pos \rightarrow$ add magnitudes, result positive

- $neg + neg \rightarrow$ add magnitudes, result negative

- $pos + neg \rightarrow$ subtract smaller magnitude, keep sign of bigger magnitude

$neg + neg \rightarrow$ result neg

$pos + neg \rightarrow$ subtract smaller
keep the sign of
the bigger mag

First Attempt: Sign/Magnitude Representation

- First Attempt: Sign/Magnitude Representation
- 1 bit for sign (0=positive, 1=negative)
- N-1 bits for magnitude

$$0 \ 111 = 7$$
$$1 \ 111 = -7$$

Two's Complement Representation

- Better: Two's Complement Representation
- Leading 1's for negative numbers
- To negate any number:

– complement *all* the bits

– then add 1

$$\begin{array}{r}
 6 = 0110 \\
 \hline
 \bar{6} = 1001 \\
 \quad + 1 \\
 \hline
 -6 = 1010
 \end{array}
 \qquad
 \begin{array}{r}
 20 = 0001\ 0100 \\
 \hline
 \bar{20} = 1110\ 1011 \\
 \quad + 1 \\
 \hline
 -20 = 1110\ 1100
 \end{array}$$

Two's Complement

- Non-negatives Negatives
 - (as usual): (two's complement: flip then add 1): *Ignore last carry*
 - +0 = 0000 1111 *-0 = 0000*
 - +1 = 0001 *1110* *-1 = 1111*
 - +2 = 0010 *~2 = 1101* *-2 = 1110*
 - +3 = 0011 *~3 = 1100* *-3 = 1101*
 - +4 = 0100 *1011* *-4 = 1100*
 - +5 = 0101 *1010* *-5 = 1011*
 - +6 = 0110 *1001* *-6 = 1010*
 - +7 = 0111 *~7 = 1000* *-7 = 1001*
 - ~~+8 = 1000~~ *~8 = 0111* *-8 = 1000*
- 4 bits = [-8, 7]*

Two's Complement Facts

- Signed two's complement
 - Negative numbers have leading 1's
 - zero is unique: $+0 = -0$
 - wraps from largest positive to largest negative

- N bits can be used to represent

- unsigned:

- eg: 8 bits \Rightarrow

$$0 \dots 2^N - 1$$
$$0 \dots 2^8 - 1 = 255$$

- signed (two's complement):

- ex: 8 bits \Rightarrow

$$-128 \dots 0 \dots +127$$
$$- \left(\frac{2^N}{2} \right) \dots \left(\frac{2^N}{2} \right) - 1$$

Sign Extension & Truncation

- Extending to larger size


- Truncate to smaller size

$$\begin{array}{r} 6 = \underline{0110} \quad \underline{0000} \underline{0110} \\ - 1 = \underline{1111} \quad \underline{1111} \underline{1111} \end{array}$$

~~$$\begin{array}{r} 0000 \quad 1111 = 15 \\ 0111 = 7 \end{array}$$~~

Two's Complement Addition

- Addition with two's complement signed numbers
- Perform addition as usual, regardless of sign (it just works)



$3 + (-6)$

-3

Diversion: 10's Complement

- How does that work?


$$\begin{array}{r} -154 \\ +283 \\ \hline \end{array}$$

Overflow

- Overflow
 - adding a negative and a positive?
 - adding two positives?
 - adding two negatives?
- Rule of thumb: *carry out msb != carry in msb*
- Overflow happened iff
carry into msb != carry out of msb

Two's Complement Adder

- Two's Complement Adder with overflow detection



Binary Subtraction


- Two's Complement Subtraction

$A - B = A + (-B) = A + (\overline{B} + 1)$

$A = 7$
 $B = -8$


- Lazy approach

$A - B = A + (-B) = A + (\overline{B} + 1)$




Q: What if (-B) overflows?

A Calculator




A Calculator




Efficiency and Generality

- Is this design fast enough?
- Can we generalize to 32 bits? 64? more?




Performance

- Speed of a circuit is affected by the number of gates in series (on the *critical path* or the *deepest level of logic*)



4-bit Ripple Carry Adder



- First full adder, 2 gate delay
- Second full adder, 2 gate delay
- ...

Summary

- We can now implement any combinational (combinatorial) logic circuit
 - Decompose large circuit into manageable blocks
 - Encoders, Decoders, Multiplexors, Adders, ...
 - Design each block
 - Binary encoded numbers for compactness
 - Can implement circuits using NAND or NOR gates
 - Can implement gates using use P- and N-transistors
 - And can add and subtract numbers (in two's compliment)!
 - Next time, state and finite state machines...