

Combinational Logic

From lecture, we have seen the design of a 1-bit full adder. Now, let's try to add a carry-in bit to the input:

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

The equations can be derived immediately as:

$$\begin{aligned}\text{Sum} &= \underline{a} \underline{b} c + \underline{a} b \underline{c} + a \underline{b} \underline{c} + a b c \\ \text{Cout} &= \underline{a} b c + a \underline{b} c + a b \underline{c} + a b c\end{aligned}$$

To simplify the equations, Karnaugh Maps should be used:

Sum:

	<u>b</u> <u>c</u>	<u>b</u> c	b <u>c</u>	b c
<u>a</u>	0	1	0	1
a	1	0	1	0

Cout:


	<u>b</u> <u>c</u>	<u>b</u> c	b <u>c</u>	b c
<u>a</u>	0	0	1	0
a	0	1	1	1

While Sum cannot be reduced further, Cout can be reduced to:

$$\text{Cout} = a c + a b + b c$$

Sequential Logic

State holding element: D Flip-flop



On a positive edge of the clock signal, the D Flip-flop passes the input value to the output.

Now, let's implement a 2-bit counter:

Reset	S1	S0	S1'	S0'
0	0	0	0	1
0	0	1	1	0
0	1	0	1	1
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	0	0

The equations of S0' and S1' can be derived as:

$$S1' = \underline{\text{Reset}} \underline{S1} \underline{S0} + \underline{\text{Reset}} \underline{S1} \underline{S0}$$
$$S0' = \underline{\text{Reset}} \underline{S1} \underline{S0} + \underline{\text{Reset}} \underline{S1} \underline{S0}$$

And here's a gate diagram of the circuit:

