Caches

Hakim Weatherspoon CS 3410, Spring 2011

Computer Science Cornell University

Announcements

HW3 available due *next* Tuesday

- HW3 has been updated. Use updated version.
- Work with alone
- Be responsible with new knowledge

Use your resources

 FAQ, class notes, book, Sections, office hours, newsgroup, CSUGLab

Next six weeks

- Two homeworks and two projects
- Optional prelim1 has been graded
- Prelim2 will be Thursday, April 28th
- PA4 will be final project (no final exam)

Goals for Today: caches

Caches vs memory vs tertiary storage

- Tradeoffs: big & slow vs small & fast
 - Best of both worlds
- working set: 90/10 rule
- How to predict future: temporal & spacial locality

Cache organization, parameters and tradeoffs associativity, line size, hit cost, miss penalty, hit rate

- Fully Associative

 higher hit cost, higher hit rate
- Larger block size → lower hit cost, higher miss penalty

Cache Performance

Cache Performance (very simplified):

L1 (SRAM): 512 x 64 byte cache lines, direct mapped

Data cost: 3 cycle per word access

Lookup cost: 2 cycle

Mem (DRAM): 4GB

Data cost: 50 cycle per word, plus 3 cycle per consecutive word

Performance depends on:

Access time for hit, miss penalty, hit rate

Misses

Cache misses: classification

The line is being referenced for the first time

Cold (aka Compulsory) Miss

The line was in the cache, but has been evicted

Avoiding Misses


Q: How to avoid...

Cold Misses

- Unavoidable? The data was never in the cache...
- Prefetching!

Other Misses

- Buy more SRAM
- Use a more flexible cache design



Misses

Cache misses: classification

The line is being referenced for the first time

Cold (aka Compulsory) Miss

The line was in the cache, but has been evicted...

... because some other access with the same index

Conflict Miss

... because the cache is too small

- i.e. the working set of program is larger than the cache
- Capacity Miss

Avoiding Misses

Q: How to avoid...

Cold Misses

- Unavoidable? The data was never in the cache...
- Prefetching!

Capacity Misses

Buy more SRAM

Conflict Misses

• Use a more flexible cache design


Three common designs


A given data block can be placed...


- ... in any cache line → Fully Associative
- ... in exactly one cache line → Direct Mapped
- ... in a small set of cache lines \rightarrow Set Asociative

A Simple Fully Associative Cache


Using byte addresses in this example! Addr Bus = 5 bits







Fully Associative Cache (Reading)




Fully Associative Cache Size

Tag Offset

m bit offset , 2^n cache lines

Q: How big is cache (data only)?

Q: How much SRAM needed (data + overhead)?



... but large block size can still reduce hit rate vector add trace: 0, 100, 200, 1, 101, 201, 2, 202, ... Hit rate with four fully-associative 2-byte cache lines?

With two fully-associative 4-byte cache lines?

Misses

Cache misses: classification

Cold (aka Compulsory)

The line is being referenced for the first time

Capacity

- The line was evicted because the cache was too small
- i.e. the working set of program is larger than the cache

Conflict

 The line was evicted because of another access whose index conflicted

Summary

Caching assumptions

- small working set: 90/10 rule
- can predict future: spatial & temporal locality

Benefits

big & fast memory built from (big & slow) + (small & fast)

Tradeoffs:

associativity, line size, hit cost, miss penalty, hit rate

- Fully Associative \rightarrow higher hit cost, higher hit rate
- Larger block size → lower hit cost, higher miss penalty

Next up: other designs; writing to caches

Cache Tradeoffs

| Direct Mapped | | Fully Associative |
|------------------------|----------------------|-------------------|
| + Smaller | Tag Size | Larger – |
| + Less | SRAM Overhead | More – |
| + Less | Controller Logic | More – |
| + Faster | Speed | Slower – |
| + Less | Price | More – |
| + Very | Scalability | Not Very – |
| Lots | # of conflict misses | Zero + |
| – Low | Hit rate | High + |
| – Common | Pathological Cases? | ? |

Set Associative Caches

Compromise

Set Associative Cache

- Each block number mapped to a single cache line set index
- Within the set, block can go in any line

| | line 0 | |
|-------|--------|--|
| set 0 | line 1 | |
| | line 2 | |
| set 1 | line 3 | |
| | line 4 | |
| | line 5 | |

| 0x000000 | |
|----------|----|
| 0x000004 | |
| 0x000008 | |
| 0x00000c | |
| 0x000010 | |
| 0x000014 | |
| 0x000018 | |
| 0x00001c | |
| 0x000020 | |
| 0x000024 | |
| 0x00002c | |
| 0x000030 | |
| 0x000034 | |
| 0x000038 | |
| 0x00003c | |
| 0x000040 | |
| 0x000044 | |
| 0x000048 | |
| 0x00004c | 20 |

2-Way Set Associative Cache

Set Associative Cache

Like direct mapped cache

Only need to check a few lines for each access...
 so: fast, scalable, low overhead


Like a fully associative cache


Several places each block can go...
 so: fewer conflict misses, higher hit rate

3-Way Set Associative Cache (Reading) Tag Index **Offset** line select 64bytes word select 22

A Simple 2-Way Set Associative Cache

Using byte addresses in this example! Addr Bus = 5 bits







| Memory | | |
|--------|-----|--|
| 0 | 101 | |
| 1 | 103 | |
| 2 | 107 | |
| 3 | 109 | |
| 4 | 113 | |
| 5 | 127 | |
| 6 | 131 | |
| 7 | 137 | |
| 8 | 139 | |
| 9 | 149 | |
| 10 | 151 | |
| 11 | 157 | |
| 12 | 163 | |
| 13 | 167 | |
| 14 | 173 | |
| 15 | 179 | |
| 16 | 181 | |

Comparing Caches

A Pathological Case





Remaining Issues

To Do:

- Evicting cache lines
- Picking cache parameters
- Writing using the cache

Eviction

Q: Which line should we evict to make room?

For direct-mapped?

A: no choice, must evict the indexed line

For associative caches?

FIFO: oldest line (timestamp per line)

LRU: least recently used (ts per line)

LFU: (need a counter per line)

MRU: most recently used (?!) (ts per line)

RR: round-robin (need a finger per set)


RAND: random (free!)

Belady's: optimal (need time travel)

Cache Parameters

Performance Comparison

direct mapped, 2-way, 8-way, fully associative



Cache Design

Need to determine parameters:

- Cache size
- Block size (aka line size)
- Number of ways of set-associativity $(1, N, \infty)$
- Eviction policy
- Number of levels of caching, parameters for each
- Separate I-cache from D-cache, or Unified cache
- Prefetching policies / instructions
- Write policy

A Real Example

> dmidecode -t cache Cache Information Configuration: Enabled, Not Socketed, Level 1 Operational Mode: Write Back Installed Size: 128 KB Error Correction Type: None Cache Information Configuration: Enabled, Not Socketed, Level 2 Operational Mode: Varies With Memory Address Installed Size: 6144 KB Error Correction Type: Single-bit ECC > cd /sys/devices/system/cpu/cpu0; grep cache/*/* cache/index0/level:1 cache/index0/type:Data cache/index0/ways of associativity:8 cache/index0/number of sets:64 cache/index0/coherency line size:64 cache/index0/size:32K cache/index1/level:1 cache/index1/type:Instruction cache/index1/ways of associativity:8 cache/index1/number of sets:64 cache/index1/coherency line size:64 cache/index1/size:32K cache/index2/level:2 cache/index2/type:Unified cache/index2/shared cpu list:0-1 cache/index2/ways of associativity:24 cache/index2/number of sets:4096 cache/index2/coherency line size:64 cache/index2/size:6144K

Dual-core 3.16GHz Intel (purchased in 2009)

A Real Example

Dual 32K L1 Instruction caches

Dual-core 3.16GHz Intel (purchased in 2009)

- 8-way set associative
- 64 sets
- 64 byte line size

Dual 32K L1 Data caches

Same as above

Single 6M L2 Unified cache

- 24-way set associative (!!!)
- 4096 sets
- 64 byte line size

4GB Main memory

1TB Disk

Basic Cache Organization


Q: How to decide block size?

A: Try it and see

But: depends on cache size, workload, associativity, ...

Experimental approach!

Experimental Results



Tradeoffs

For a given total cache size, larger block sizes mean....


- fewer lines
- so fewer tags (and smaller tags for associative caches)
- so less overhead
- and fewer cold misses (within-block "prefetching")

But also...

- fewer blocks available (for scattered accesses!)
- so more conflicts
- and larger miss penalty (time to fetch block)

Writing with Caches

Cached Write Policies



If data is already in the cache...

No-Write

writes invalidate the cache and go directly to memory


Write-Through

writes go to main memory and cache

Write-Back

- CPU writes only to cache
- cache writes to main memory later (when block is evicted)

Write Allocation Policies



If data is not in the cache...

Write-Allocate


allocate a cache line for new data (and maybe write-through)


No-Write-Allocate

ignore cache, just go to main memory

A Simple 2-Way Set Associative Cache

Using byte addresses in this example! Addr Bus = 5 bits





| Memory | | | | |
|--------|-----|--|--|--|
| 0 | 101 | | | |
| 1 | 103 | | | |
| 2 | 107 | | | |
| 3 | 109 | | | |
| 4 | 113 | | | |
| 5 | 127 | | | |
| 6 | 131 | | | |
| 7 | 137 | | | |
| 8 | 139 | | | |
| 9 | 149 | | | |
| 10 | 151 | | | |
| 11 | 157 | | | |
| 12 | 163 | | | |
| 13 | 167 | | | |
| 14 | 173 | | | |
| 15 | 179 | | | |
| 16 | 181 | | | |

How Many Memory References?

Write-through performance

Each miss (read or write) reads a block from mem

• 5 misses → 10 mem reads

Each store writes an item to mem

4 mem writes

Evictions don't need to write to mem

no need for dirty bit

A Simple 2-Way Set Associative Cache Using byte addresses in this example! Addr Bus = 5 bits

Processor

lb \$1 ← M[1]

Ib $$2 \leftarrow M[7]$

sb $\$2 \rightarrow M[0]$

sb $$1 \rightarrow M[5]$

lb \$2 ← M[9]

sb $$1 \rightarrow M[5]$

sb $$1 \rightarrow M[0]$


\$1 \$2 \$3 \$4

Direct Mapped Cache

+ Write-back

+ Write-allocate

M tag



Hits: Misses:

Memory

| VIC | inor y |
|-----|--------|
| 0 | 101 |
| 1 | 103 |
| 2 | 107 |
| 3 | 109 |
| 4 | 113 |
| 5 | 127 |
| 6 | 131 |
| 7 | 137 |
| 8 | 139 |
| 9 | 149 |

151

157

163

167

173

179

181

10

11

12

13

14

15

16

How Many Memory References?

Write-back performance


Each miss (read or write) reads a block from mem

5 misses → 10 mem reads

Some evictions write a block to mem

- 1 dirty eviction → 2 mem writes
- (+ 2 dirty evictions later → +4 mem writes)
- need a dirty bit

Write-Back Meta-Data



V = 1 means the line has valid data

D = 1 means the bytes are newer than main memory

When allocating line:

Set V = 1, D = 0, fill in Tag and Data

When writing line:

• Set D = 1

When evicting line:

- If D = 0: just set V = 0
- If D = 1: write-back Data, then set D = 0, V = 0

Performance: An Example

Performance: Write-back versus Write-through Assume: large associative cache, 16-byte lines for (i=1; i<n; i++)

```
for (i=0; i<n; i++)
B[i] = A[i]
```

A[0] += A[i];

Performance: An Example

Performance: Write-back versus Write-through Assume: large associative cache, 16-byte lines for (i=1; i<n; i++)

```
for (i=0; i<n; i++)
B[i] = A[i]
```

A[0] += A[i];

Performance Tradeoffs

Q: Hit time: write-through vs. write-back?

A: Write-through slower on writes.

Q: Miss penalty: write-through vs. write-back?

A: Write-back slower on evictions.

Write Buffering

Q: Writes to main memory are slow!

A: Use a write-back buffer

- A small queue holding dirty lines
- Add to end upon eviction
- Remove from front upon completion

Q: What does it help?

A: short bursts of writes (but not sustained writes)

A: fast eviction reduces miss penalty

Write Buffering

Q: Writes to main memory are slow!

A: Use a write-back buffer

- A small queue holding dirty lines
- Add to end upon eviction
- Remove from front upon completion

Q: What does it help?

A: short bursts of writes (but not sustained writes)

A: fast eviction reduces miss penalty

Write-through vs. Write-back

Write-through is slower

But simpler (memory always consistent)

Write-back is almost always faster

- write-back buffer hides large eviction cost
- But what about multiple cores with separate caches but sharing memory?


Write-back requires a cache coherency protocol

- Inconsistent views of memory
- Need to "snoop" in each other's caches
- Extremely complex protocols, very hard to get right

Cache-coherency

Q: Multiple readers and writers?

A: Potentially inconsistent views of memory



Cache coherency protocol

- May need to snoop on other CPU's cache activity
- Invalidate cache line when other CPU writes
- Flush write-back caches before other CPU reads
- Or the reverse: Before writing/reading...
- Extremely complex protocols, very hard to get right

Cache Conscious Programming

Cache Conscious Programming

```
// H = 12, W = 10
int A[H][W];

for(x=0; x < W; x++)
   for(y=0; y < H; y++)
    sum += A[y][x];</pre>
```

| 1 | 11 | 21 | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|
| | | 2 | 12 | 22 | | | | | |
| | | | | 3 | 13 | 23 | | | |
| | | | | | | 4 | 14 | 24 | |
| | | | | | | | | 5 | 15 |
| 25 | | | | | | | | | |
| 6 | 16 | 26 | | | | | | | |
| | | 7 | 17 | : | | | | | |
| | | | | 8 | 18 | | | | |
| | | | | | | 9 | 19 | | |
| | | | | | | | | 10 | 20 |
| | | | | | | | | | |

Every access is a cache miss!

(unless entire matrix can fit in cache)

Cache Conscious Programming

Block size = $4 \rightarrow 75\%$ hit rate Block size = $8 \rightarrow 87.5\%$ hit rate Block size = $16 \rightarrow 93.75\%$ hit rate

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|----|----|----|---|---|---|---|---|---|----|
| 11 | 12 | 13 | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |

And you can easily prefetch to warm the cache.

Summary

Caching assumptions

- small working set: 90/10 rule
- can predict future: spatial & temporal locality

Benefits

(big & fast) built from (big & slow) + (small & fast)

Tradeoffs:

associativity, line size, hit cost, miss penalty, hit rate

Summary

Memory performance matters!

- often more than CPU performance
- ... because it is the bottleneck, and not improving much
- ... because most programs move a LOT of data

Design space is huge

- Gambling against program behavior
- Cuts across all layers:
 users → programs → os → hardware

Multi-core / Multi-Processor is complicated

- Inconsistent views of memory
- Extremely complex protocols, very hard to get right