

Pipeline Control Hazards and Instruction Variations

Hakim Weatherspoon
CS 3410, Spring 2011

Computer Science
Cornell University

See P&H Appendix 4.8 & 2.16 and 2.17

Announcements

PA1 available: mini-MIPS processor

PA1 due next Friday

Work in pairs

Use your resources

- FAQ, class notes, book, Sections, office hours, newsgroup, CSUGLab

Prelims:

- Thursday, March 10th **in class**
- Thursday, April 28th Evening

Goals for Today

Recap: Data Hazards

Control Hazards

- What is the next instruction to execute if a branch is taken? Not taken?
- How to resolve control hazards
- Optimizations

Instruction Variations

- ARM
- x86

Data Hazard Recap

Delay Slot(s)

- Modify ISA to match implementation


Stall

- Pause current and all subsequent instructions


Forward/Bypass

- Try to steal correct value from elsewhere in pipeline
- Otherwise, fall back to stalling or require a delay slot

More Hazards



More Hazards



Control Hazards

Control Hazards

- instructions are fetched in stage 1 (IF)
- branch and jump decisions occur in stage 3 (EX)
- i.e. next PC is not known until 2 cycles after branch/jump



Delay Slot

- ISA says N instructions after branch/jump always executed
 - MIPS has 1 branch delay slot

Stall (+ Zap)

- prevent PC update
 - clear IF/ID pipeline register
 - instruction just fetched might be wrong one, so convert to nop
 - allow branch to continue into EX stage
- Prevent PC update
- clear / flush ID / IF
nop
Branch continues from EX*

Delay Slot



Control Hazards: Speculative Execution

Control Hazards

- instructions are fetched in stage 1 (IF)
- branch and jump decisions occur in stage 3 (EX)
- i.e. next PC not known until 2 cycles after branch/jump

Stall

Delay Slot

Speculative Execution

- “*Guess*” direction of the branch
 - Allow instructions to move through pipeline
 - Zap them later if wrong guess
- Useful for long pipelines


dynamic
branch
prediction

Loops

while($r3 \neq 0$)

BEQ
ADD

Inst
Mem




Top^o BEQ END
~~~  
~~~  
J TOP
END^o


J END
Top^o ~~
~~~  
~~~  
END; QNE Top

Branch Prediction


BEQ
ADD



Pad
inst
not taken



Branch Prediction



Pipelining: What Could Possibly Go Wrong?

Data hazards

- register file reads occur in stage 2 (IF)
- register file writes occur in stage 5 (WB)
- next instructions may read values soon to be written

Control hazards

- branch instruction may change the PC in stage 3 (EX)
- next instructions have already started executing

Structural hazards

- resource contention
- so far: impossible because of ISA and pipeline design

Goals for Today

Recap: Data Hazards

Pg 162

Control Hazards

- What is the next instruction to execute if a branch is taken? Not taken?
- How to resolve control hazards
- Optimizations

Advanced
RISC
Machine

Instruction Variations

• ARM

Android = Android ARM

• x86

Windows = Windows Intel

① same yr MIPS
RISC 1985

MIPS vs ARM
32 bit reg 32 bit reg
16 16

Variations

More shifts

Shift one reg (C) any amt
add to another reg (B)
Store result in another (A)

ARM

$$A = B + x * C$$

$$A = P + L * C$$

Variations

Condition flags

ARM

[\neq] [$=$] [$<$] [$>$]

; if ($A < B$) goto L

MIPS

Sub A - B

Branch ($B - A$)
less than 0

Sub D, A, B

BLZ D, L

SLT D, A, B
PNE D, L

Variations

Condition flags

ARM

[\neq] [$=$] [$<$] [$>$]

; if ($A < B$) go to L

Section
2.16

MIPS

Sub $A - B$
Branch $(B - A)$
less than 0

Sub D, A, B
BLZ D, L

SLT D, A, B
PNE D, L

Variations

Condition flags

Variations

Conditional instructions

top: CMP r3, r4
SUBGT r3, r3, r4
SUBLT r4, r4, r3
BNE top

ARM

CMP

M, PS

BLT

BGT

BEQ

Variations

Stack operations & multiple destinations

Section 2.17


x86

1000's of inst

Push

$$P = P + 4$$

$\Sigma \omega(A, O(P))$



Pop

$$\Sigma \omega(A, O(P))$$

$$P = P - 4$$

Variations

String instructions

MOV AX, FFh

MOV DI, 5000h

MOV CX, 2000h

REP STOSB

Store byte

reg AX into memory @DI

Variations


Vector instructions

vaddubs v3, v1, v2

SIMD
Single Inst
Multiple Data

Vector
add

unsigned A B
byte
saturated C



Next time

Instruction Variations

- ARM/MIPS (RISC)
- Versus x86 (CISC)