

RISC Pipeline

Han Wang
CS3410, Spring 2010
Computer Science
Cornell University


See: P&H Chapter 4.6

Homework 2

	Din[7:0]								DOut [9:0]								
	7 6 5 4 3 2 1 0								9 8 7 6 5 4 3 2 1 0								
	H G F E D C B A								j h g f i e d c b a								RD (after)
D31.1	0 0 1 1 1 1 1 +1								1 0 0 1 0 0 1 0 1 0 -1								RD (prior)
D31.1	0 0 1 1 1 1 1 -1								1 0 0 1 1 1 0 1 0 1 +1								




	Din[7:0]								DOut [9:0]								
	7 6 5 4 3 2 1 0								9 8 7 6 5 4 3 2 1 0								
	H G F E D C B A								j h g f i e d c b a								RD (after)
D31.1	0 0 1 1 1 1 1 +1								1 0 0 1 0 0 1 0 1 0 -1								RD (prior)
D31.1	0 0 1 1 1 1 1 -1								1 0 0 1 1 1 0 1 0 1 +1								




Announcements

- Homework 2 due tomorrow midnight
- Programming Assignment 1 release tomorrow
- Pipelined MIPS processor (topic of today)
- Subset of MIPS ISA
- Feedback
 - We want to hear from you!
 - Content?



op	mnemonic	description
0x3	JAL target	$r31 = PC + 8$ (+8 due to branch delay slot) $PC = (PC+4)_{31..28} \parallel (\text{target} \ll 2)$

Review: Single cycle processor




Single Cycle Processor


Advantages

- Single Cycle per instruction make logic and clock simple

Disadvantages

- Since instructions take different time to finish, memory and functional unit are not efficiently utilized.
- Cycle time is the longest delay.
 - Load instruction
- Best possible CPI is 1





Five stage “RISC” load-store architecture

1. Instruction fetch (IF)

- get instruction from memory, increment PC

2. Instruction Decode (ID)

- translate opcode into control signals and read registers

3. Execute (EX)

- perform ALU operation, compute jump/branch targets

4. Memory (MEM)

- access memory if needed


5. Writeback (WB)

- update register file

Break instructions across **multiple clock cycles**
(five, in this case)

Design a separate **stage** for the execution
performed during each clock cycle

Add **pipeline registers** to isolate signals between
different stages




Stage 1: Instruction Fetch

Fetch a new instruction **every cycle**

- Current PC is index to instruction memory
- Increment the PC at end of cycle (assume no branches for now)

Write values of interest to **pipeline register (IF/ID)**

- Instruction bits (for later decoding)
- PC+4 (for later computing branch targets)



Stage 2: Instruction Decode


On **every** cycle:

- Read IF/ID pipeline register to get instruction bits
- Decode instruction, generate control signals
- Read from register file

Write values of interest to **pipeline register (ID/EX)**

- Control information, Rd index, immediates, offsets, ...
- Contents of Ra, Rb
- PC+4 (for computing branch targets later)

Stage 1: Instruction Fetch




Stage 3: Execute

On **every** cycle:

- Read ID/EX pipeline register to get values and control bits
- Perform ALU operation
- Compute targets (PC+4+offset, etc.) *in case* this is a branch
- Decide if jump/branch should be taken

Write values of interest to **pipeline register (EX/MEM)**

- Control information, Rd index, ...
- Result of ALU operation
- Value *in case* this is a memory store instruction



Stage 4: Memory



On **every** cycle:

- Read EX/MEM pipeline register to get values and control bits
- Perform memory load/store if needed
 - address is ALU result


Write values of interest to **pipeline register (MEM/WB)**

- Control information, Rd index, ...
- Result of memory operation
- Pass result of ALU operation

Stage 3: Execute



EX/MEM




MEM/WB


Rest of pipeline

Stage 5: Write-back


On **every** cycle:

- Read MEM/WB pipeline register to get values and control bits
- Select value and write to register file






```
add    r3,  r1,  r2;  
nand   r6,  r4,  r5;  
lw     r4,  20(r2);  
add    r5,  r2,  r5;  
sw     r7,  12(r3);
```



Clock cycle



Latency:

Throughput:

Concurrency:

CPI =

Powerful technique for masking latencies

- Logically, instructions execute one at a time
- Physically, instructions execute in parallel
 - Instruction level parallelism

Abstraction promotes decoupling

- Interface (ISA) vs. implementation (Pipeline)

The end

Assume eight-register machine

Run the following code on a pipelined datapath


add 3 1 2 ; reg 3 = reg 1 + reg 2

nand 6 4 5 ; reg 6 = ~(reg 4 & reg 5)

lw 4 20 (2) ; reg 4 = Mem[reg2+20]

add 5 2 5 ; reg 5 = reg 2 + reg 5

sw 7 12(3) ; Mem[reg3+12] = reg 7




IF/ID


ID/EX

EX/MEM

MEM/WB




add 3 1 2



nand 6 4 5


add 3 1 2



lw 4 20(2)

nand 6 4 5

add 3 1 2




add 5 2 5

lw 4 20(2)

nand 6 4 5

add 3 1 2



Time: 4

IF/ID

ID/EX

EX/MEM

MEM/WB


sw 7 12(3)

add 5 2 5

lw 4 20 (2)

nand 6 4 5

add 3 1 2



Time: 5

IF/ID

ID/EX

EX/MEM


MEM/WB

sw 7 12(3)

add 5 2 5

lw 4 20(2)

nand 6 4 5



Time: 6

IF/ID

ID/EX

EX/MEM

MEM/WB


nop

nop

sw 7 12(3)

add 5 2 5

lw 4 20(2)



Time: 7

IF/ID

ID/EX

EX/MEM

MEM/WB


nop

nop

nop

sw 7 12(3)

add 5 2 5



Time: 8

IF/ID

ID/EX

EX/MEM

MEM/WB


nop

nop

nop

nop

sw 7 12(3)



Time: 9

IF/ID

ID/EX

EX/MEM

MEM/WB