
Gates and Logic

Hakim Weatherspoon
CS 3410, Spring 2011
Computer Science
Cornell Universty

See: P&H Appendix C.0, C.1, C.2

Gates and Logic



See: P&H Appendix C.0, C.1, C.2

http://www.xkcd.com/74/

Announcements

Class newsgroup created

- Posted on web-page
- Use it for partner finding

First assignment is to find partners

Sections start next week

Use this weeks section to find a partner

Note about class

- No Verilog or VHDL
- Clickers not required, but will use them from time-to-time


A switch




 Acts as a insulator

or


 Can be used to build amazing things...





Better Switch







 One current controls another (larger) current

- Static Power:
 - Keeps consuming power
 when in the state
- Dynamic Power:
 - Jump in power consumption when switching


Atoms




Elements









Silicon




Phosphorus

Silicon Crystal Silicon e Si Si Si Si Si Si Si **@ @ @ @ @ @ e @ e e @ e e e e e e e e @ e e e e e** Si Si Si Si Si Si Si **@ @ e @ @ e @ @ @ @ e @ @ @ @ e e @ @ e e e e e e** Si Si Si Si Si Si Si **@ @ @ @ @ @ @ @ e e e e @ e e e e e** 9 **e @ e e e e** Si Si Si Si Si Si Si **@ @ @ @ e @ @ @ e @ @ @ e e e e e e e** 9 **e e e e e e** Si Si Si Si Si Si Si





Semiconductors



p-type (Si+Boron) has mobile holes:

low voltage (depleted)

→ insulator

high voltage (mobile holes)

→ conductor

n-type (Si+Phosphorus) has mobile electrons:


low voltage (mobile electrons)

→ conductor


high voltage (depleted)

→ insulator


Bipolar Junction



Reverse Bias




Forward Bias



Diodes


PN Junction "Diode"




Conventions:

vdd = vcc = +1.2v = +5v = hivss = vee = 0v = gnd

PNP Junction




Bipolar Junction Transistors




Solid-state switch: The most amazing invention of the 1900s


Emitter = "input", Base = "switch", Collector = "output"


PNP Transistor






NPN Transistor






Field Effect Transistors

P-type FET




- Connect Source to Drain when Gate = lo
- Drain must be vdd, or connected to source of another P-type transistor

N-type FET




- Connect Source to Drain when Gate = hi
- Source must be vss, or connected to drain of another N-type transistor

Multiple Transistors







Gate delay


- transistor switching time
- voltage, propagation, fanout, temperature, ...

CMOS design

(complementary-symmetry metal—oxide semiconductor)

 Power consumption = dynamic + leakage

Digital Logic




In	Out
+5v	0v
0v	+5v

voltage



$$vdd = vcc = +1.2v = +5v = hi = true = 1$$


 $vss = vee = 0v = gnd = false = 0$



In	Out
T	E
F	7
trutts	table


truth table

NOT Gate (Inverter)



Function: NOT


Symbol:



In	Out
0	1
1	0


Truth table

NAND Gate




Function: NAND

Symbol:




Α	В	out
0	0	1
0	1	1
1	0	1
1	1	0

NOR Gate




Function: NOR

Symbol:



Α	В	out
0	0	1
0	1	0
1	0	0
1	1	0

Building Functions





Universal Gates

NAND is universal (so is NOR)

- Can implement any function with just NAND gates
 - De Morgan's laws are helpful (pushing bubbles)
- useful for manufacturing

E.g.: XOR (A, B) = A or B but not both ("exclusive or")





Proof: ?

Logic Equations

Some notation:

- constants: true = 1, false = 0
- variables: a, b, out, ...
- operators:
 AND(a, b) = a b = a & b = a ∧ b
 OR(a, b) = a + b = a | b = a ∨ b
 NOT(a) = ā = !a = ¬a

$$00 = 0$$
 $0+0 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 = 0$
 $0+1 =$

Identities

Identities useful for manipulating logic equations

For optimization & ease of implementation

$$a + 0 = a$$

 $a + 1 = 1$
 $a + \bar{a} = 1$
 $a = 0$
 $a =$

Logic Manipulation

- functions: gates ↔ truth tables ↔ equations
- Example: (a+b)(a+c) = a + bc

а	b	С			
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

Logic Manipulation

functions: gates ↔ truth tables ↔ equations

• Example: (a+b)(a+c) = a + bca+b bc **RHS LHS** a+c b a 0 0 0 0 0 1 1 0 1

$$(a+b)(a+c)$$
 $a.a + a.c + b.a + b.c$
 $a.l + c + b) + b.c$
 $a(l+c) + b$
 $a.l + bc$

Logic Minimization


- A common problem is how to implement a desired function most efficiently
- One can derive the equation from the truth table

а	b	С	minterm
0	0	0	abc
0	0	1	abc
0	1	0	abc
0	1	1	abc
1	0	0	abc
1	0	1	аБс
1	1	0	ab c
1	1	1	abc

for all outputs
that are 1,
take the corresponding
minterm
Obtain the result in
"sum of products" form

- How does one find the most efficient equation?
 - Manipulate algebraically until satisfied
 - Use Karnaugh maps (or K maps)

Multiplexer




 A multiplexer selects between multiple inputs

$$-$$
 out $=$ a, if d $=$ 0

$$-$$
 out $=$ b, if $d = 1$

- Build truth table
- Minimize diagram
- Derive logic diagram

Multiplexer Implementation




а	b	d	out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Build a truth table

$$=$$
 abd $+$ abd $+$ abd $+$ abd $+$ abd

$$= a\bar{d} + bd$$

Multiplexer Implementation




Draw the circuit

- out = ad + bd

а	b	d	out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


Logic Gates



SN 7400N 7645

- One can buy gates separately
 - ex. 74xxx series of integrated circuits
 - cost ~\$1 per chip, mostly for packaging and testing
- Cumbersome, but possible to build devices using gates put together manually

Integrated Circuits



- Or one can manufacture a complete design using a custom mask
- Intel Nehalem has approximately 731 million transistors

Voting machine

- Build something interesting
- A voting machine
- Assume:
 - A vote is recorded on a piece of paper,
 - by punching out a hole,
 - there are at most 7 choices
 - we will not worry about hanging chads or "invalids"


Voting machine

- For now, let's just display the numerical identifier to the ballot supervisor
 - we won't do counting yet, just decoding
 - we can use four photo-sensitive transistors to find out which hole is punched out



- A photo-sensitive transistor detects the presence of light
- Photo-sensitive material triggers the gate


Ballot Reading



- Input: paper with a hole in it
- Out: number the ballot supervisor can record

Ballots The 3410 vote recording machine

Encoders



A 3-bit encoder (7-to-3) (5 inputs shown)

- N sensors in a row
- Want to distinguish which of the N sensors has fired
- Want to represent the firing sensor number in compact form
 - N might be large
 - Only one wire is on at any time
 - Silly to route N wires everywhere, better to encode in log N wires

Number Representations

37

10 10

- Decimal numbers are written in base 10
 - $-3 \times 10^{1} + 7 \times 10^{0} = 37$
- Just as easily use other bases
 - Base 2 "Binary"
 - Base 8 "Octal"
 - Base 16 "Hexadecimal"

Number Representations

3 7

10 10

- Base conversion via repetitive division
 - Divide by base,
 write remainder,
 move left with quotient
 - Sanity check with 37 and base 10

Binary Representation

- Check 37 and base 2
- 37 = 32 + 4 + 1

2 2 2 2 2 2


6432168421

Hexadecimal Representation

- 25
- 16 16

- 37 decimal = (25)
- Convention
 - Base 16 is written with a leading 0x
 - -37 = 0x25
- Need extra digits!
 - 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F
- Binary to hexadecimal is easy
 - Divide into groups of 4, translate groupwise into hex digits

Encoder Truth Table




а	b	С	d	02	01	00
0	0	0	0	0	0	0
1	0	0	0	0	0	1
0	1	0	0	0	1	0
0	0	1	0	0	1	1
0	0	0	1	1	0	0

A 3-bit encoder with 4 inputs for simplicity

- $o2 = \overline{abcd}$
- o1 = abcd + abcd
- $00 = a\overline{bcd} + \overline{abcd}$

Ballot Reading




 Ok, we built first half of the machine

 Need to display the result

Ballots


The 3410 voting machine

7-Segment LED Decoder




- 4 inputs encoded in binary
- 8 outputs, each driving an independent, rectangular LED
- Can display numbers
- Just a simple logic circuit
- Write the truth table

7-Segment LED Decoder



- 4 inputs encoded in binary
- 8 outputs, each driving an independent, rectangular LED
- Can display numbers


7-Segment LED Decoder



- 4 inputs encoded in binary
- 8 outputs, each driving an independent, rectangular LED
- Can display numbers

7-Segment Decoder Truth Table


i ₃	i ₂	i ₁	i ₀	o ₀	01	02	03	0 ₄	05	06
0	0	0	0	1	1	1	0	1	1	1
0	0	0	1	1	0	0	0	0	0	1
0	0	1	0	1	1	0	1	1	1	0
0	0	1	1	1	1	0	1	0	1	1
0	1	0	0	1	0	1	1	0	0	1
0	1	0	1	0	1	1	1	0	1	1
0	1	1	0	0	0	1	1	1	1	1
0	1	1	1	1	1	0	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1



Exercise: find the error(s) in this truth table


7-Segment Decoder Truth Table

i ₃	i ₂	i ₁	i ₀	o ₀	01	02	03	0 ₄	05	06
0	0	0	0	1	1	1	0	1	1	1
0	0	0	1	1	0	0	0	0	0	1
0	0	1	0	1	1	0	1	1	1	0
0	0	1	1	1	1	0	1	0	1	1
0	1	0	0	1	0	1	1	0	0	1
0	1	0	1	0	1	1	1	0	1	1
0	1	1	0	0	0	1	1	1	1	1
0	1	1	1	1	1	0	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1



Exercise: find the error(s) in this truth table

Ballot Reading



Done!

Ballots

The 3410 voting machine

Summary

- We can now implement any logic circuit
 - Can do it efficiently, using Karnaugh maps to find the minimal terms required
 - Can use either NAND or NOR gates to implement the logic circuit
 - Can use P- and N-transistors to implement NAND or NOR gates