

To Horst and Corona von Eicken



---

# Table of Contents

---

<b>1</b>	<b>Introduction.....</b>	<b>1</b>
1.1	The Architecture Design Process .....	2
1.1.1	The RISC argument .....	2
1.2	Communication Architecture Design.....	4
1.3	Previous Approaches to Communication Architecture.....	5
1.3.1	Message driven architectures .....	5
1.3.2	Message passing architectures.....	5
1.3.3	Shared memory architectures .....	7
1.3.4	Conclusions .....	7
1.4	The Active Messages Approach.....	9
1.4.1	Active Messages.....	9
1.4.2	Contributions .....	9
1.4.3	Dissertation overview.....	10
<b>2</b>	<b>Communication Architecture.....</b>	<b>11</b>
2.1	A Vertical Approach .....	12
2.1.1	Computer architecture in review.....	12
2.1.2	Communication layers.....	14
2.1.3	Aspects of a communication architecture .....	15
2.1.4	Aspects of a communication micro-architecture.....	17
2.1.5	Glossary.....	17
2.2	Active Messages Communication Architecture .....	19
2.3	Metrics for Communication Performance .....	20
2.3.1	The LogP model of parallel computation.....	20
2.3.2	Simple metrics .....	21
2.4	Summary.....	22
<b>3</b>	<b>Communication Micro-Architectures.....</b>	<b>23</b>
3.1	The nCUBE/2 Micro-Architecture .....	25
3.1.1	Node micro-architecture .....	25
3.1.2	Instruction set architecture summary .....	26
3.1.3	Communication micro-architecture.....	28
3.1.4	Summary .....	31

3.2	The CM-5 Micro-Architecture.....	33
3.2.1	Node micro-architecture .....	33
3.2.2	Instruction set architecture summary.....	34
3.2.3	Communication micro-architecture .....	36
3.2.4	Summary.....	40
3.3	Conclusion.....	41
<b>4</b>	<b>Active Messages Communication Architectures.....</b>	<b>43</b>
4.1	Active Messages.....	46
4.1.1	Addressing the four key issues.....	46
4.1.2	Active Messages example: Fetch&add.....	49
4.2	Active Messages Architecture on the nCUBE/2.....	51
4.2.1	Design constraints.....	51
4.2.2	Design highlights .....	53
4.2.3	Communication architecture interface .....	57
4.2.4	Micro-benchmarks .....	59
4.2.5	Active Messages implementation .....	61
4.2.6	Macro-benchmarks.....	68
4.2.7	Conclusions .....	76
4.3	Active Messages Architecture on the CM-5 .....	78
4.3.1	Design constraints.....	78
4.3.2	Design highlights .....	79
4.3.3	Communication Architecture Interface .....	84
4.3.4	Micro-benchmarks .....	88
4.3.5	CMAM Implementation.....	89
4.3.6	FFT macro-benchmark .....	93
4.3.7	Pros and cons of asynchronous handler execution.....	97
4.3.8	Conclusions .....	100
4.4	Summary.....	102
<b>5</b>	<b>Traditional Communication Architectures .....</b>	<b>107</b>
5.1	Send&receive .....	108
5.1.1	Definition .....	108
5.1.2	Blocking send&receive .....	110
5.1.3	Non-blocking send and blocking receive .....	114
5.1.4	Non-blocking send and non-blocking receive.....	117
5.1.5	Critique.....	117
5.1.6	Summary.....	119
5.2	Dataflow and Message Driven .....	121
5.2.1	Description .....	121
5.2.2	Critique.....	122
5.2.3	Relationship to Active Messages .....	125
5.2.4	Summary.....	126
5.3	Shared-memory.....	127
5.3.1	Definition .....	127
5.3.2	Shared memory with non-uniform memory access.....	128
5.3.3	Cache-coherent shared memory with non-uniform memory access .....	135
5.3.4	Summary.....	139
5.4	Conclusions .....	141

<b>6</b>	<b>Impact on New Programming Languages .....</b>	<b>143</b>
6.1	Split-C .....	144
6.1.1	Split-C language summary .....	144
6.1.2	Libsplit-c implementation using CM-5 Active Messages .....	147
6.1.3	Split-C evaluation .....	154
6.1.4	Summary .....	158
6.2	TAM/Id90 .....	160
6.2.1	The TAM/Id90 compilation system .....	160
6.2.2	Evaluation .....	163
6.2.3	Conclusions .....	169
<b>7</b>	<b>Conclusions and Prospect.....</b>	<b>171</b>
7.1	Impact on Communication Micro-Architectures.....	174
7.1.1	Improving Network Interfaces .....	174
7.1.2	Hardware support for message handlers .....	175
7.1.3	Support for a global address space .....	177
7.2	Impact on Operating Systems .....	179
7.3	Summary.....	180

