

---

## Bibliography

---

- [ACC<sup>+</sup>90] R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera Computer System. In *Proceedings of the 1990 International Conference on Supercomputing*, pages 1–6, Amsterdam, June 1990. ACM Press.
- [ACM88] Arvind, D. E. Culler, and G. K. Maa. Assessing the Benefits of Fine-Grain Parallelism in Data-flow Programs. *The Int'l. Journal of Supercomputer Applications*, 2(3), November 1988.
- [AE88] Arvind and K. Ekanadham. Future Scientific Programming on Parallel Machines. *Journal of Parallel and Distributed Computing*, 5(5):460–493, October 1988.
- [AG89] G. S. Almasi and A. Gottlieb. *Highly Parallel Computing*. The Benjamins/Cummings Publishing Company, Redwood City, CA, 1989.
- [AHN88] Arvind, S. K. Heller, and R. S. Nikhil. Programming Generality and Parallel Computers. In *Proc. of the Fourth Int'l. Symp. on Biological and Artificial Intelligence Systems*, pages 255–286, Trento, Italy, September 1988. ESCOM (Leider).
- [AI87] Arvind and R. A. Iannucci. Two Fundamental Issues in Multiprocessing. In *Proc. of DFVLR Conf. 1987 on Pararallel Processing in Science and Engineering*, Bonn-Bad Godesberg, W. Germany, June 1987.
- [ALKK90] A. Agarwal, B.-H. Lim, D. Kranz, and J. Kubiatowicz. APRIL: A Processor Architecture for Multiprocessing. In *Proc. of the 17th Annual Int'l. Symp. on Computer Architecture*, pages 104–114, Seattle, WA, May 1990.
- [ANP87] Arvind, R. S. Nikhil, and K. K. Pingali. I-Structures: Data Structures for Parallel Computing. Technical Report CSG Memo 269, MIT Lab for Computer Science, 545 Tech. Square, Cambridge, MA, February 1987. (Also in *Proc. of the Graph Reduction Workshop*, Santa Fe, NM. October 1986.).
- [BCS<sup>+</sup>89] P. J. Burns, M. Christon, R. Schweitzer, O. M. Lubeck, H. J. Wasserman, M. L. Simmons, and D. V. Pryor. Vectorization of Monte-Carlo Particle Transport: An Architectural Study using the LANL Benchmark “Gamteb”. In *Proc. Supercomputing '89*. IEEE Computer Society and ACM SIGARCH, New York, NY, November 1989.
- [BGWW91] E. D. Brooks III, B. C. Gorda, K. H. Warren, and T. S. Welcome. BBN TC2000 Architecture and Programming Models. In *Proceedings of Compcon '90*, pages 46–50, 1991.
- [BLM91] G. Blelloch, C. Leiserson, and B. Maggs. A Comparison of Sorting Algorithms for the Connection Machine CM-2. In *Proceedings of the 2nd Annual Symp. on Parallel Algorithms and Architectures*, July 1991.

- [Bor88] S. Borkar, et al. iWarp: An Integrated Solution to High-Speed Parallel Computing. In *Proceedings of Supercomputing '88*, pages 330–339, Orlando, FL, November 1988.
- [Bor90] S. Borkar, et al. Supporting Systolic and Memory Communication in iWarp. In *Proc. of the 17th Annual Int'l. Symp. on Computer Architecture*, pages 70–81, Seattle, WA, May 1990.
- [CA88] D. E. Culler and Arvind. Resource Requirements of Dataflow Programs. In *Proc. of the 15th Ann. Int'l. Symp. on Computer Architecture*, pages 141–150, Hawaii, May 1988.
- [Cas92] B. Case. Superscalar scorecard: Who's on first? *Microprocessor Report*, 6(13):13–17, 21, October 1992.
- [CDG<sup>+</sup>] D. E. Culler, A. Dusseau, S. C. Goldstein, A. Krishnamurthy, S. Lumetta, T. von Eicken, and K. Yelick. Introduction to Split-C. Technical report, U.C. Berkeley, Computer Science Division, to appear.
- [CDG<sup>+</sup>93] D. E. Culler, A. Dusseau, S. C. Goldstein, A. Krishnamurthy, S. Lumetta, T. von Eicken, and K. Yelick. Parallel Programming in Split-C. In *Proceedings Supercomputing '93*, Portland, OR, November 1993. IEEE Computer Society Press.
- [CDMS93] D. E. Culler, A. C. Dusseau, R. P. Martin, and K. E. Schauser. Fast Parallel Sorting under LogP: From Theory to Practice. In *Proceedings of the Workshop on Portability and Performance for Parallel Processing*, Southampton, England, July 1993.
- [CGSvE93] D. E. Culler, S. C. Goldstein, K. E. Schauser, and T. von Eicken. TAM — A Compiler Controlled Threaded Abstract Machine. In *Journal of Parallel and Distributed Computing, Special Issue on Dataflow*, June 1993.
- [CHR78] W. P. Crowley, C. P. Hendrickson, and T. E. Rudy. The SIMPLE code. Technical Report UCID 17715, Lawrence Livermore Laboratory, February 1978.
- [CKA91] D. Chaiken, J. Kubiatowicz, and A. Agarwal. Limitless directories: A scalable cache coherence scheme. In *Proc. of 4th Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems*, pages 224–234, Santa-Clara, CA, April 1991.
- [CKP<sup>+</sup>93] D. E. Culler, R. Karp, D. Patterson, A. Sahay, K. E. Schauser, E. Santos, R. Subramonian, and T. von Eicken. LogP: Towards a Realistic Model of Parallel Computation. In *Proc. of Fourth ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming*, San Diego, CA, May 1993. IEEE Computer Society Press.
- [Cro93] M. Crovella, The Costs and Benefits of Coscheduling. Technical Report, Univ. of Rochester Computer Science Dept., November 1993.
- [CSS<sup>+</sup>91] D. Culler, A. Sah, K. Schauser, T. von Eicken, and J. Wawrzynek. Fine-grain Parallelism with Minimal Hardware Support: A Compiler-Controlled Threaded Abstract Machine. In *Proc. of 4th Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems*, Santa-Clara, CA, April 1991. (Also available as Technical Report UCB/CSD 91/594, CS Div., University of California at Berkeley).
- [CT65] J. M. Cooley and J. W. Tukey. An algorithm for the machine calculation of complex fourier series. *Math. Comp.*, 19:297–301, 1965.
- [Dal89] W. Dally et al. The J-Machine: A Fine-Grain Concurrent Computer. In *IFIP Congress*, 1989.
- [DW89] W. J. Dally and D. S. Wills. Universal mechanisms for concurrency. In *Proc. of PARLE-89*, pages 19–33. Springer-Verlag, 1989.
- [FK91] J. Flower and A. Kolawa. A “packet” history of message passing systems. *Physics Reports*, 207(3–5), September 1991.
- [Fly66] M. J. Flynn. Very high-speed computing systems. *Proc. IEEE*, 54(12):1901–1909, December 1966.

- [FO92] I. Foster and S. Olson, R. Tuecke. Productive parallel programming: The PCN approach. *Scientific Programming*, 1:51–66, 1992.
- [Fox88] G. C. Fox. *Solving problems on concurrent processors*. Prentice Hall, Englewood Cliff, NJ, 1988.
- [Gag73] U. O. Gagliardi. Report on workshop 4—software-related advances in computer hardware. In *Proc. Symposium on the High Cost of Software*, pages 99–120, Menlo Park, CA, 1973.
- [GBD<sup>+</sup>93] A. Geist, A. Beguelin, J. Dongarra, W. Jiang, R. Manchek, and V. Sunderam. PVM 3.0 User’s Guide and Reference Manual. Technical Report ORNL/TM-12187, Oak Ridge National Laboratory, Engineering Physics and Mathematics Division. Mathematical Sciences Section, February 1993.
- [GHG<sup>+</sup>91] A. Gupta, J. Hennessy, K. Gharachorloo, T. Mowry, and W.-D. Weber. Comparative Evaluation of Latency Reducing and Tolerating Techniques. In *Proc. of the 18th Annual Int’l Symp. on Computer Architecture*, pages 254–65, Jerusalem, Israel, May 1991.
- [GMB88] J. L. Gustafson, G. R. Montry, and R. E. Benner. Development of Parallel Methods for a 1024-Processor Hypercube. *SIAM Journal of Scientific and Statistical Computing*, 7(4), July 1988.
- [Gol93] S. C. Goldstein. Implementation of a Threaded Abstract Machine on Sequential and Multiprocessors. Master’s thesis, Computer Science Division — EECS, U.C. Berkeley, 1993. (In preparation, to appear as UCB/CSD Technical Report).
- [GTU91] A. Gupta, A. Tucker, and S. Urushibara. The Impact of Operating System Scheduling Policies and Synchronization Methods on the Performance of Parallel Applications. In *Proc. of the 1991 ACM SIGMETRICS Conf. on Measurements and Modeling of Computer Systems*, Vol. 19, May 1991.
- [Hal85] R. H. Halstead Jr. Multilisp: A Language for Concurrent Symbolic Computation. *ACM Transactions on Programming Languages and Systems*, 7(4):501–538, October 1985.
- [HCD89] W. Horwat, A. A. Chien, and W. J. Dally. Experience with CST: Programming and Implementation. In *Proc. of the ACM SIGPLAN ’89 Conference on Programming Language Design and Implementation*, 1989.
- [Hen84] J. L. Hennessy. VLSI processor architecture. *IEEE Transactions on Computers*, c-33(12):1221–1246, December 1984.
- [HJ92] D. S. Henry and C. F. Joerg. A Tightly-Coupled Processor-Network Interface. In *Proc. of 4th Int’l. Conf. on Architectural Support for Programming Languages and Operating Systems*, pages 111–122, Boston, MA, October 1992.
- [Hoa78] C. A. R. Hoare. Communicating Sequential Processes. *Comm. of the ACM*, 21(8):666–677, Aug 1978.
- [Hor91] W. Horwat. Concurrent Smalltalk on the Message-Driven Processor. Technical Report 1321, MIT Artificial Intelligence Lab, 545 Tech. Square, Cambridge, MA, 1991.
- [Hwa93] K. Hwang. *Advanced Computer Architecture: Parallelism, Scalability, Programmability*. McGraw-Hill, New York, 1993.
- [Ian88] R. A. Iannucci. Toward a Dataflow/von Neumann Hybrid Architecture. In *Proc. 15th Int’l. Symp. on Computer Architecture*, pages 131–140, 1988.
- [Joh85] M. A. Johnson. An interrupt driven communications system. Technical Report C3P 137, Caltech, January 1985.
- [Jor83] H. F. Jordan. Performance Measurement on HEP — A Pipelined MIMD Computer. In *Proc. of the 10th Annual Int’l. Symp. on Computer Architecture*, Stockholm, Sweden, June 1983.
- [Kah74] G. Kahn. The semantics of a simple language for parallel programming. *Information Processing 74: Proceedings of IFIP Congress 74*, pages 471–475, August 1974.

- [Kat83] M. G. H. Katevenis. Reduced Instruction Set Computer Architectures for VLSI. PhD Thesis UCB/CSD 83/141, U.C. Berkeley, Computer Science Div., October 1983.
- [Ken92] Kendall Square Research Corporation. *Technical Summary*. 1992.
- [Koe91] C. Koelbel. Compile-Time Generation of Regular Communications Patterns. In *Proceedings Supercomputing '91*, pages 101–110, Albuquerque, NM, November 1991. IEEE Computer Society Press.
- [Kub91] J. Kubiatowicz. User’s Manual for the Alewife 1000 Controller. Technical Report Alewife Memo 19, Laboratory for Computer Science, 545 Tech. Square, Cambridge, MA, 1991.
- [Kuc78] D. J. Kuck. *The Structure of Computers and Computations*. John Wiley, 1978.
- [LLG<sup>+</sup>90] D. Lenoski, J. Laudon, K. Gharacholoo, A. Gupta, and J. Hennessy. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. In *Proc. of the 17th Annual Int'l. Symp. on Computer Architecture*, pages 148–159, Seattle, WA, May 1990.
- [LM85] M. Livny and U. Manber. Distributed computation via Active Messages. *IEEE Transactions on Computers*, c-34(12):1185–1190, December 1985.
- [LTD<sup>+</sup>93] M. Lin, R. Tsang, D. H. C. Du, A. E. Klietz, and S. Saroff. Performance Evaluation of the CM-5 Interconnection Network, In *Proc. Compcon Spring '93*, San Francisco, CA, February, 1993.
- [NCU89] NCUBE Corporation. *NCUBE 6400 Processor Manual*. 1989.
- [Nik91] R. S. Nikhil. ID Language Reference Manual Version 90.1. Technical Report CSG Memo 284-2, MIT Lab for Comp. Sci., 545 Tech. Square, Cambridge, MA, 1991.
- [NPA92] R. S. Nikhil, G. M. Papadopoulos, and Arvind. \*T: A Multithreaded Massively Parallel Architecture. In *Proc. of the 19th Int'l Symposium on Computer Architecture*, pages 156–167, Gold Coast, Australia, May 1992.
- [NWD93] M. D. Noakes, D. A. Wallach, and W. J. Dally. The J-Machine Multicomputer: An Architectural Evaluation. In *Proc of the 20th International Symposium on Computer Architecture*, pages 224–235, San Diego, CA, May 1993.
- [Pat85] D. A. Patterson. Reduced instruction set computers. *Communications of the ACM*, 28:8–21, January 1985.
- [PBGB93] G. M. Papadopoulos, G. A. Boughton, R. Greiner, and M. J. Beckerle. \*T: Integrated Building Blocks for Parallel Computing. In *Proceedings Supercomputing '93*, Portland, OR, November 1993. IEEE Computer Society Press.
- [PC90] G. M. Papadopoulos and D. E. Culler. Monsoon: an Explicit Token-Store Architecture. In *Proc. of the 17th Annual Int'l. Symp. on Computer Architecture*, pages 82–91, Seattle, WA, May 1990.
- [Pf85] G. Pfister, et al. The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture. In *Proceedings of the 1985 Conference on Parallel Processing*, August 1985.
- [PH90] D. A. Patterson and J. L. Hennessy. *Computer Architecture: A Quantitative Approach*. Morgan Kaufmann Publishers, San Mateo, CA, 1990.
- [PT91] G. M. Papadopoulos and K. R. Traub. Multithreading: A Revisionist View of Dataflow Architectures. In *Proc. of the 18th Annual Int'l. Symp. on Computer Architecture*, pages 342–351, Toronto, May 1991.
- [Rad82] G. Radin. The 801 minicomputer. In *Proc. of Symp. on Architectural Support for Programming Languages and Operating Systems*, pages 39–47, Palo Alto, CA, March 1982.
- [ROS90] ROSS Technology, Inc. *Sparc RISC User's Guide*. 2nd edition, 1990.

- [SB92] R. H. Saavedra-Barrera. CPU Performance Evaluation and Execution Time Prediction Using Narrow Spectrum Benchmarking. PhD Thesis UCB/CSD 92/684, U.C. Berkeley, Computer Science Div., February 1992.
- [SBCvE90] R. Saavedra-Barrera, D. Culler, and T. von Eicken. Analysis of Multithreaded Architectures for Parallel Computing. In *Proceedings of the 2nd Annual Symp. on Parallel Algorithms and Architectures*, Crete, Greece, July 1990. (Also available as Technical Report UCB/CSD 90/569, CS Div., University of California at Berkeley).
- [Sch94] K. E. Schauser. PhD thesis, University of California at Berkeley, Berkeley, CA, to appear.
- [SCvE91] K. E. Schauser, D. Culler, and T. von Eicken. Compiler-controlled Multithreading for Lenient Parallel Languages. In *Proceedings of the 1991 Conference on Functional Programming Languages and Computer Architecture*, Cambridge, MA, August 1991. (Also available as Technical Report UCB/CSD 91/640, CS Div., University of California at Berkeley).
- [Sei88] C. L. Seitz. The Cosmic Cube. *Computer*, 21(8):9–24, Aug 1988.
- [SGS<sup>+</sup>93] E. Spertus, S. C. Goldstein, K. E. Schauser, T. von Eicken, D. E. Culler, and W. J. Dally. Evaluation of Mechanisms for Fine-Grained Parallel Programs in the J-Machine and the CM-5. In *Proc of the 20th International Symposium on Computer Architecture*, pages 302–313, San Diego, CA, May 1993.
- [Sit92] R. L. Sites. Alpha AXP architecture. *Digital Technical Journal*, 4(4):19–33, 1992.
- [SPA91] SPARC International, Inc. *The SPARC Architecture Manual (version 8)*. 1991.
- [Tel90] P. J. Teller, Translation-Lookaside Buffer Consistency. *Computer*, 23(6):26–36, 1990, IEEE Computer Society Press.
- [Tra88] K. R. Traub. Sequential Implementation of Lenient Programming Languages. Technical Report TR-417, MIT Lab for Comp. Sci., 545 Tech. Square, Cambridge, MA, September 1988. (PhD Thesis, Dept. of EECS, MIT).
- [Tra91] K. R. Traub. Multi-thread code generation for dataflow architectures from non-strict programs. In *Proc. of the 1991 Conf. on Functional Programming Languages and Computer Architecture*, pages 73–101, Cambridge, MA, August 1991. Springer-Verlag.
- [Tre85] P. Treleaven. Control-driven data-driven, and demand-driven computer architecture (abstract). *Parallel Computing*, 2, 1985.
- [TS91] K. Thearling and S. Smith. An Improved Supercomputer Sorting Benchmark. Technical report, Thinking Machines Corporation, 1991.
- [UBF<sup>+</sup>84] D. Ungar, R. Blau, P. Foley, D. Samples, and D. Patterson. Architecture of SOAR: Smalltalk on a RISC. In *Proc. 11th Symposium on Computer Architecture*, pages 188–197, Ann Arbor, MI, June 1984.
- [vECG<sup>+</sup>92] T. von Eicken, D. E. Culler, S. C. Goldstein, and K. E. Schauser, Active Messages: a Mechanism for Integrated Communication and Computation, In *Proc. of the 19th Int'l Symposium on Computer Architecture*, Gold Coast, Australia, May 1992.
- [Wal82] D. W. Wall. Messages as Active Agents. In *Proc. of the 11th Ann. Symp. on Principles of Programming Languages*, January 1982.
- [WCF<sup>+</sup>93] D. A. Wood, S. Chantra, B. Falsafi, M. D. Hill, J. R. Larus, A. R. Lebeck, J. C. Lewis, S. S. Mukherjee, S. Palacharla, and S. K. Reinhardt. Mechanisms for Cooperative Shared Memory. In *Proc. of Fourth ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming*, San Diego, CA, May 1993. IEEE Computer Society Press.

- [WG89] W. Weber and A. Gupta. Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results. In *Proc. of the 16th Int'l. Symp. on Computer Architecture*, pages 273–280, Jerusalem, Israel, May 1989.
- [Wul81] A. W. Wulf. Compilers and computer architecture. *IEEE Computer*, pages 41–47, July 1981.
- [ZM90] J. Zahorjan and C. McCann, Processor Scheduling in Shared Memory Multiprocessors. In *Proc. of the 1990 ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems*, May 1990.