Goal: Learn just a little about NUMA architectures.

We are not trying to be an architecture course. But we do need to be able to visualize what we are “asking the hardware to do”
EXAMPLE 1: DRIVING TO NEW YORK

Maybe you and your friends normally drive via Pennsylvania where the speed limit is 75 on Route 280.

... gas mileage is poor at that speed. If you wanted to buy (cheap) gas in New Jersey and were trying to stretch your tank, you would drive slower, like 55, and maybe draft behind trucks.

You know this works because you know about cars and mileage.
WANT GREAT COMPUTING MILEAGE?

Same idea!

Learn how the computer actually works, and understand the costs of various things you might try doing.

Then design solution to match what the computer is good at.
EXAMPLE: MY CODE VERSUS SAGAR’S

This was from our word count examples*. My code understood that when loaded from files, the data is just a long “vector” of characters – bytes – with some ‘\n’ characters (end of line).

My word-count kept the data in that form and only created std::string objects at the last moment, to increment the count:

“wptr” is a pointer directly to the bytes in the input buffer

```cpp
inline void found(int& tn, char*& wptr)
{
    sub_count[tn][std::string(wptr)]++;
}
```

Used in the hacking competition for lecture 1. All source code is on our web site!
A CHUNK OF LINUX SOURCE CODE

Notice: this has text (words) but also lots of other stuff, like spaces and tabs, special chars like (){};/_&* etc.

End of line is a special ascii char, ‘\n’ (code == 0x12).
Some file with Linux source code, like ...

.../kernel/dma/contiguous.c

Ken's word-count process, when running

Read data into memory from disk file
WHAT DO WE MEAN BY “READ DATA INTO MEMORY?”

In my program, some space gets allocated – set aside – in the address space as a place for file data to be held.

The program opened a source file and told Linux to copy 4096 bytes (one block) into that buffer area.

The text that you saw in that screenshot was stored there as a series of ascii bytes, a code that uses values 0..128
HOW MY CODE ACTUALLY WORKED

Change all “white space” to \0 (byte containing 0). Now each word is a null-terminated char* vector (a “c-string”)

```
int ret; char name[CMA_MAX_NAME];
struct cma **cma =

wptr

found(current_thread_id, wptr);

sub_count[tn][std::string(word)]++;```

Converted from a c-string to std::string in found:
WHAT MADE SAGAR’S VERSION SLOWER?

If you look at his code, you’ll find that it converts the whole file into std::string objects, line by line

Then it splits lines into substrings using a “splitter” method. Each chunk will be a std::string. But many won’t be “words”

If the substring matching the rule for a word, Sagar’s code uses a map like Ken’s code and increments the count.
WHAT MADE SAGAR’S CODE SLOWER?

This means Sagar was creating perhaps 15-20x more std::string objects. At scale, with 50,000 files and millions of lines to scan, he does a lot of object creation, splitting and deletion, copying, garbage collection. Ken’s code “skipped” 95% of that work!

… So Ken’s code was way faster! Yet Sagar’s was closer to being pure C++. Ken’s mixed C++ with C

```c
int ret;
char name[CMA_MAX_NAME];
struct cma **cma =
&dma_contiguous_pernuma_area[nid];
nsprintf(name, sizeof(name), "%d\n", nret =
"name_declare_contiguous__
0, pernuma_size_bytes, 0, 0, \
false, name, cma, nid);\nif (!ret) \npr_warn
("%s: reservation failed: err %d, node %d", __func__, \nret, nid);\ncontinue;\n})\npr_debug("%s: reserved %lu MiB on node %d\n", __func__, \n(unsigned long long)pernuma_size_"
CENTRAL MESSAGE HERE?

Understanding how the machine is representing your data can really matter if you want that last factor of 2x (or sometimes even 10x or 100x). Even C++ itself might miss that opportunity.

So we need to learn about how NUMA computers represent data, and how our C++ code compiles to instructions that execute to perform the tasks we are coding!
HOW CAN WE “KNOW” THE COSTS OF STD::STRING?

We know that a file is basically a long vector of bytes.

A text file holds ascii chars with ‘\n’ for newline. A c-string is a region holding chars, ending with ‘\0’. Ken worked from this.

In contrast, a std::string is an object. At a minimum it has a string length and its own copy of the c-string holding the string data. It must be constructed and freed. That has to be costly.
How do computers “work”?
WHAT’S INSIDE? ARCHITECTURE = COMPONENTS OF A COMPUTER + OPERATING SYSTEM

A BIG PILE OF HARDWARE REQUIRING A LOT OF HIGHLY SKILLED CARE AND FEEDING!
WHAT’S INSIDE? ARCHITECTURE = COMPONENTS OF A COMPUTER + OPERATING SYSTEM
Job of the operating system (e.g. Linux) is to manage the hardware and offer easily used, efficient abstractions that hide details where feasible.
As an undergraduate (in the late 1970’s) I programmed a DEC PDP 11/70 computer:

- A CPU (~1/2 MIPS), main memory (4MB)
- A storage device (8MB rotational magnetic disk), tape drive
- I/O devices (mostly a keyboard with a printer).

At that time this cost about $100,000
ARCHITECTURES ARE CHANGING RAPIDLY!

As an undergraduate (in the late 1970’s) I programmed a DEC PDP-11:
- A CPU (~1/2 MIPS), main memory (4MB)
- A storage device (8MB rotational magnetic disk), tape drive
- I/O devices (mostly a keyboard with a printer).

At that time this cost about $100,000

Bill Gates: “640K ought to be enough for anybody.”
History of Intel processors and architectures
Assembly Basics: Registers, operands, move
Arithmetic & logical operations
C/C++, assembly, machine code
MODERN COMPUTER: DELL R-740: $2,600

2 Intel Xenon chips with 28 “hyperthreaded” cores running at 1GIPS (clock rate is 3Ghz)

Up to 3 TB of memory, multiple levels of memory caches

All sorts of devices accessible directly or over the network

NVIDIA Tesla T4 GPU: adds $6,000, peaks at 269 TFLOPS
One CPU core actually runs two programs at the same time

2 Intel Xenon chips with 28 “hyperthreaded” cores running at 1GIPS (clock rate is 3Ghz)

Up to 3 TB of memory, multiple levels of memory caches

All sorts of devices accessible directly or over the network

NVIDIA Tesla T4 GPU: adds $6,000, peaks at 269 TFLOPS
Each core is like a little computer, talking to the others over an on-chip network (the CMS).

The GPU has so many cores that a photo of the chip is pointless. Instead they draw graphics like these to help you visualize ways of using hundreds of cores to process a tensor (the “block” in the middle) in parallel!
HOW DID WE GET HERE?

In the early years of computing, we went from machines built from distinct electronic components (earliest generations) to ones built from integrated circuits with everything on one chip.

Quickly, people noticed that each new generation of computer had roughly double the capacity of the previous one and could run roughly twice as fast! Gordon Moore proposed this as a “law”.
BUT BY 2006 MOORE’S LAW SEEMED TO BE ENDING
WHAT ENDED MOORE’S LAW?

To run a chip at higher and higher speeds, we use a faster clock rate and keep more of the circuitry busy.

Computing is a form of “work” and work generates heat… as roughly the square of the clock rate.

Chips began to fail. Some would (literally) melt or catch fire!
A new generation of computers emerged in which we ran the clocks at a somewhat lower speed (usually around 2 GHz, which corresponds to about 1 billion instructions per second), but had many CPUs in each computer.

A computer needs to have nearby memory, but applications needed access to “all” the memory. This leads to what we call a “non-uniform memory access behavior”: NUMA.
MOORE’S LAW WITH NUMA

Moore’s Law – The number of transistors on integrated circuit chips (1971-2018)

Moore’s law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore’s law.
Prior to 2006, a good program

- Used the best algorithm: computational complexity, elegance
- Implemented it in a language like C++ that offers efficiency
- Ran on one machine

But the past decade has been disruptive! Suddenly even a single computer might have the ability to do hundreds of parallel tasks!
THE HARDWARE SHAPES THE APPLICATION DESIGN PROCESS

We need to ask how a NUMA architecture impacts our designs.

If not all variables are equally fast to access, how can we “code” to achieve the fastest solution?

And how do we keep all of this hardware “optimally busy”? 
DEFINITIONS OF TERMS WE OFTEN USE

**Architecture:** (also ISA: instruction set architecture)
The parts of a processor design that one needs to understand for writing correct machine/assembly code
- Examples: instruction set specification, registers
- Machine Code: Byte-level programs a processor executes
- Assembly Code: Readable text representation of machine code
DEFINITIONS OF TERMS WE OFTEN USE

Microarchitecture: “drill down”.
Details or implementation of the architecture
- Examples: memory or cache sizes, clock speed (frequency)

Example ISAs:
- Intel: x86, IA32, Itanium, x86-64
- ARM: Used in almost all mobile phones
- RISC V: New open-source ISA
TODAY: MACHINE PROGRAMMING I: BASICS

History of Intel processors and architectures

Assembly Basics: Registers, operands, move

Arithmetic & logical operations

C/C++, assembly, machine code
In CS4414 we think of each computation in terms of a “thread”

A thread is a pointer into the program instructions. The CPU loads the instruction that the “PC” points to, fetches any operands from memory, does the action, saves the results back to memory.

Then the PC is incremented to point to the next instruction.
**ASSEMBLY/MACHINE CODE VIEW**

**Programmer-Visible State**
- PC: Program counter
  - Address of next instruction
  - Called “RIP” (x86-64)
- Register file
  - Heavily used program data
- Condition codes
  - Store status information about most recent arithmetic or logical operation
  - Used for conditional branching

**Memory**
- Byte addressable array
- Code and user data
- Stack to support procedures

**Puzzle:**
- On a NUMA machine, a CPU is near a fast memory but can access all memory.
- How does this impact software design?
ASSEMBLY/MACHINE

Programmer-Visible State

- **PC**: Program counter
  - Address of next instruction
  - Called “RIP” (x86-64)
- **Register file**
  - Heavily used program data
- **Condition codes**
  - Store status information about most recent arithmetic or logical operation

Memory

- **Byte addressable array**
- **Code and user data**
- **Stack to support procedures**

Puzzle:

- On a NUMA machine, a CPU is near a fast memory but can access all memory.
- How does this impact software design?

Example: With 6 on-board DRAM modules and 12 NUMA CPUs, each pair of CPUs has one nearby DRAM module. Memory in that range of addresses will be very fast. The other 5 DRAM modules are further away. Data in those address ranges is visible and everything looks identical, but access is slower!
LINUX TRIES TO HIDE MEMORY DELAYS

If it runs thread $t$ on core $k$, Linux tries to allocate memory for $t$ (stack, malloc...) in the DRAM close to that $k$.

Yet all memory operations work identically even if the thread is actually accessing some other DRAM. They are just slower.

Linux doesn’t even tell you which parts of your address space are mapped to which DRAM units.
MACHINE LANGUAGE

(We’ll cover what we can but probably won’t have time for all of this)
THE HARDWARE UNDERSTANDS “PRIMITIVE” DATA TYPES

“Integer” data of 1, 2, 4, or 8 bytes
- Data values
- Addresses (untyped pointers)

Floating point data of 4, 8, or 10 bytes (new: 4-bit, 8-bit, 16-bit)

Code: Byte sequences encoding series of instructions

(SIMD vector data types of 8, 16, 32 or 64 bytes)

No aggregate types such as arrays or structures
- Just contiguously allocated bytes in memory
- **Example:** Raw images are arrays in a format defined by the camera or video, such as RGB, jpeg, mpeg. The camera understands the format. The host computer the camera is attached to just sees bytes
THE HARDWARE UNDERSTANDS “PRIMITIVE” DATA TYPES

“Integer” data of 1, 2, 4, or 8 bytes
- Data values
- Addresses (untyped pointers)

Floating point data of 4, 8, or 10 bytes (new: 4-bit, 8-bit, 16-bit)

Code: Byte sequences encoding series of instructions

No aggregate types such as arrays or structures
- Just contiguously allocated bytes in memory

Example:
Raw images are arrays in a format defined by the camera or video, such as RGB, jpeg, mpeg. The camera understands the format. The host computer the camera is attached to just sees bytes.
X86-64 INTEGER REGISTERS

<table>
<thead>
<tr>
<th>%rax</th>
<th>%eax</th>
<th>%r8</th>
<th>%r8d</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rbx</td>
<td>%ebx</td>
<td>%r9</td>
<td>%r9d</td>
</tr>
<tr>
<td>%rcx</td>
<td>%ecx</td>
<td>%r10</td>
<td>%r10d</td>
</tr>
<tr>
<td>%rdx</td>
<td>%edx</td>
<td>%r11</td>
<td>%r11d</td>
</tr>
<tr>
<td>%rsi</td>
<td>%esi</td>
<td>%r12</td>
<td>%r12d</td>
</tr>
<tr>
<td>%rdi</td>
<td>%edi</td>
<td>%r13</td>
<td>%r13d</td>
</tr>
<tr>
<td>%rsp</td>
<td>%esp</td>
<td>%r14</td>
<td>%r14d</td>
</tr>
<tr>
<td>%rbp</td>
<td>%ebp</td>
<td>%r15</td>
<td>%r15d</td>
</tr>
</tbody>
</table>

- Can reference low-order 4 bytes (also low-order 1 & 2 bytes)
- Not part of memory (or cache)
SOME HISTORY: IA32 REGISTERS

- Accumulate
- Counter
- Data
- Base
- Source
- Index
- Destination
- Stack
- Pointer
- Base
- Pointer

16-bit virtual registers (backwards compatibility)
ASSEMBLY CHARACTERISTICS: OPERATIONS

Transfer data between memory and register
- Load data from memory into register
- Store register data into memory

Perform arithmetic function on register or memory data

Transfer control
- Unconditional jumps to/from procedures
- Conditional branches
- Indirect branches
Moving Data

- **Moving Data**
  - `movq Source, Dest`

- **Operand Types**
  - **Immediate**: Constant integer data
    - Example: `$0x400, $-533$
    - Like C constant, but prefixed with `$`
    - Encoded with 1, 2, or 4 bytes
  - **Register**: One of 16 integer registers
    - Example: `%rax, %r13`
    - But `%rsp` reserved for special use
    - Others have special uses for particular instructions
  - **Memory**: 8 consecutive bytes of memory at address given by register
    - Simplest example: `(%rax)`
    - Various other “addressing modes”

**Warning:** Intel docs use `mov Dest, Source`
**movq Operand Combinations**

<table>
<thead>
<tr>
<th>Source</th>
<th>Dest</th>
<th>Src,Dest</th>
<th>C/C++ Analog</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Imm</strong></td>
<td>Reg</td>
<td>movq $0x4,%rax</td>
<td>temp = 0x4;</td>
</tr>
<tr>
<td><strong>Mem</strong></td>
<td>Reg</td>
<td>movq $-147,(%rax)</td>
<td>*p = -147;</td>
</tr>
<tr>
<td><strong>Reg</strong></td>
<td>Reg</td>
<td>movq %rax,%rdx</td>
<td>temp2 = temp1;</td>
</tr>
<tr>
<td><strong>Mem</strong></td>
<td>Reg</td>
<td>movq %rax,(%rdx)</td>
<td>*p = temp;</td>
</tr>
<tr>
<td>Mem</td>
<td>Reg</td>
<td>movq (%rax),%rdx</td>
<td>temp = *p;</td>
</tr>
</tbody>
</table>

*Cannot do memory-memory transfer with a single instruction*
Simple Memory Addressing Modes

- **Normal** (R) \[ \text{Mem}[\text{Reg}[R]] \]
  - Register R specifies memory address
  - Aha! Pointer dereferencing in C

  \[
  \text{movq} \ (%rcx),%rax
  \]

- **Displacement** D(R) \[ \text{Mem}[\text{Reg}[R]+D] \]
  - Register R specifies start of memory region
  - Constant displacement D specifies offset

  \[
  \text{movq} \ 8\ (%rbp),%rdx
  \]
Example of Simple Addressing Modes

```c
void whatAmI(<type> a, <type> b)
{
    ????
}

whatAmI:
    movq (%rdi), %rax
    movq (%rsi), %rdx
    movq %rdx, (%rdi)
    movq %rax, (%rsi)
    ret
```

%rdi  %rsi
Example of Simple Addressing Modes

```c
void swap
    (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```assembly
swap:
    movq (%rdi), %rax
    movq (%rsi), %rdx
    movq %rdx, (%rdi)
    movq %rax, (%rsi)
    ret
```
void swap
    (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}

swap:
    movq (%rdi), %rax # t0 = *xp
    movq (%rsi), %rdx # t1 = *yp
    movq %rdx, (%rdi) # *xp = t1
    movq %rax, (%rsi) # *yp = t0
    ret
Understanding swap()

Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rdi</td>
<td>0x120</td>
</tr>
<tr>
<td>%rsi</td>
<td>0x100</td>
</tr>
<tr>
<td>%rax</td>
<td></td>
</tr>
<tr>
<td>%rdx</td>
<td></td>
</tr>
</tbody>
</table>

Memory

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x120</td>
<td>123</td>
</tr>
<tr>
<td>0x118</td>
<td></td>
</tr>
<tr>
<td>0x110</td>
<td></td>
</tr>
<tr>
<td>0x108</td>
<td></td>
</tr>
<tr>
<td>0x100</td>
<td>456</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

swap:

```
movq (%rdi), %rax  # t0 = *xp
movq (%rsi), %rdx  # t1 = *yp
movq %rdx, (%rdi)  # *xp = t1
movq %rax, (%rsi)  # *yp = t0
ret
```
Understanding `swap()`

**Registers**

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rdi</td>
<td>0x120</td>
</tr>
<tr>
<td>%rsi</td>
<td>0x100</td>
</tr>
<tr>
<td>%rax</td>
<td>123</td>
</tr>
<tr>
<td>%rdx</td>
<td></td>
</tr>
</tbody>
</table>

**Memory**

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x120</td>
<td>123</td>
</tr>
<tr>
<td>0x118</td>
<td></td>
</tr>
<tr>
<td>0x110</td>
<td></td>
</tr>
<tr>
<td>0x108</td>
<td></td>
</tr>
<tr>
<td>0x100</td>
<td>456</td>
</tr>
</tbody>
</table>

**swap:**

- `movq (%rdi), %rax`  # t0 = *xp
- `movq (%rsi), %rdx`  # t1 = *yp
- `movq %rdx, (%rdi)`  # *xp = t1
- `movq %rax, (%rsi)`  # *yp = t0
- `ret`
## Understanding swap()

### Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rdi</td>
<td>0x120</td>
</tr>
<tr>
<td>%rsi</td>
<td>0x100</td>
</tr>
<tr>
<td>%rax</td>
<td>123</td>
</tr>
<tr>
<td>%rdx</td>
<td>456</td>
</tr>
</tbody>
</table>

### Memory

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x120</td>
<td>123</td>
</tr>
<tr>
<td>0x118</td>
<td></td>
</tr>
<tr>
<td>0x110</td>
<td></td>
</tr>
<tr>
<td>0x108</td>
<td></td>
</tr>
<tr>
<td>0x100</td>
<td>456</td>
</tr>
</tbody>
</table>

### swap:

```
movq    (%rdi), %rax  # t0 = *xp
movq    (%rsi), %rdx  # t1 = *yp
movq    %rdx, (%rdi)  # *xp = t1
movq    %rax, (%rsi)  # *yp = t0
ret
```
## Understanding `swap()`

### Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>%rdi</code></td>
<td>0x120</td>
</tr>
<tr>
<td><code>%rsi</code></td>
<td>0x100</td>
</tr>
<tr>
<td><code>%rax</code></td>
<td>123</td>
</tr>
<tr>
<td><code>%rdx</code></td>
<td>456</td>
</tr>
</tbody>
</table>

### Memory

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x120</td>
<td>456</td>
</tr>
<tr>
<td>0x118</td>
<td></td>
</tr>
<tr>
<td>0x110</td>
<td></td>
</tr>
<tr>
<td>0x108</td>
<td></td>
</tr>
<tr>
<td>0x100</td>
<td></td>
</tr>
</tbody>
</table>

### `swap`:

```asm
swap:
    movq (%rdi), %rax  # t0 = *xp
    movq (%rsi), %rdx  # t1 = *yp
    movq %rdx, (%rdi)  # *xp = t1
    movq %rax, (%rsi)  # *yp = t0
    ret
```
Understanding swap()

 Registers | Memory
---|---
%rdi | 0x120 | 456
%rsi | 0x100 | 0x118
%rax | 123 | 0x110
%rdx | 456 | 0x108

swap:

```
movq (%rdi), %rax # t0 = *xp
movq (%rsi), %rdx # t1 = *yp
movq %rdx, (%rdi) # *xp = t1
movq %rax, (%rsi) # *yp = t0
ret
```
Simple Memory Addressing Modes

- **Normal (R)** \( \text{Mem[Reg[R]]} \)
  - Register \( R \) specifies memory address
  - Aha! Pointer dereferencing in C

  \[
  \text{movq} \ (%\text{rcx}), %\text{rax}
  \]

- **Displacement D(R)** \( \text{Mem[Reg[R]+D]} \)
  - Register \( R \) specifies start of memory region
  - Constant displacement \( D \) specifies offset

  \[
  \text{movq} \ 8 (%\text{rbp}), %\text{rdx}
  \]
Complete Memory Addressing Modes

■ Most General Form

\[
D(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb]+S\times\text{Reg}[Ri]+ D]
\]
- D: Constant “displacement” 1, 2, or 4 bytes
- Rb: Base register: Any of 16 integer registers
- Ri: Index register: Any, except for %rsp
- S: Scale: 1, 2, 4, or 8 (why these numbers?)

■ Special Cases

- \((Rb, Ri)\) \quad \text{Mem}[\text{Reg}[Rb]+\text{Reg}[Ri]]
- \(D(Rb, Ri)\) \quad \text{Mem}[\text{Reg}[Rb]+\text{Reg}[Ri]+D]
- \((Rb, Ri, S)\) \quad \text{Mem}[\text{Reg}[Rb]+S\times\text{Reg}[Ri]]
## Address Computation Examples

<table>
<thead>
<tr>
<th>Expression</th>
<th>Address Computation</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x8 (%rdx)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(%rdx, %rcx)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(%rdx, %rcx, 4)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x80 (,%rdx, 2)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **D(Rb,Ri,S)**: \( \text{Mem[Reg[Rb]+S*Reg[Ri]+ D]} \)
  - **D**: Constant “displacement” 1, 2, or 4 bytes
  - **Rb**: Base register: Any of 16 integer registers
  - **Ri**: Index register: Any, except for \( %\text{rsp} \)
  - **S**: Scale: 1, 2, 4, or 8 (why these numbers?)

### Address Computation Examples

<table>
<thead>
<tr>
<th>%rdx</th>
<th>0xf000</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rcx</td>
<td>0x0100</td>
</tr>
</tbody>
</table>

The table shows the computation of addresses for different expressions using the base and index registers.

- \( 0x8 (%rdx) \) results in an address of 0xf008
- \( (%rdx, %rcx) \) results in an address of 0xf100
- \( (%rdx, %rcx, 4) \) results in an address of 0xf400
- \( 0x80 (,%rdx, 2) \) results in an address of 0x1e080
## Address Computation Examples

<table>
<thead>
<tr>
<th>Expression</th>
<th>Address Computation</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x8(%rdx)</td>
<td>0xf000 + 0x8</td>
<td>0xf008</td>
</tr>
<tr>
<td>(%rdx,%rcx)</td>
<td>0xf000 + 0x100</td>
<td>0xf100</td>
</tr>
<tr>
<td>(%rdx,%rcx,4)</td>
<td>0xf000 + 4*0x100</td>
<td>0xf400</td>
</tr>
<tr>
<td>0x80(,%rdx,2)</td>
<td>2*0xf000 + 0x80</td>
<td>0x1e080</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>%rdx</th>
<th>0xf000</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rcx</td>
<td>0x0100</td>
</tr>
</tbody>
</table>
Today: Machine Programming I: Basics

- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations
- C/C++, assembly, machine code
Address Computation Instruction

- **leaq** *Src, Dst*
  - *Src* is address mode expression
  - Set *Dst* to address denoted by expression

- **Uses**
  - Computing addresses without a memory reference
    - E.g., translation of `p = &x[i];`
  - Computing arithmetic expressions of the form `x + k*y`
    - `k = 1, 2, 4, or 8`

- **Example**

```c
long m12(long x)
{
    return x*12;
}
```

**Converted to ASM by compiler:**

```asm
leaq (%rdi,%rdi,2), %rax  # t = x+2*x
salq $2, %rax             # return t<<2
```
# Some Arithmetic Operations

## Two Operand Instructions:

<table>
<thead>
<tr>
<th>Format</th>
<th>Computation</th>
</tr>
</thead>
<tbody>
<tr>
<td>addq</td>
<td>$\text{Dest} = \text{Dest} + \text{Src}$</td>
</tr>
<tr>
<td>subq</td>
<td>$\text{Dest} = \text{Dest} - \text{Src}$</td>
</tr>
<tr>
<td>imulq</td>
<td>$\text{Dest} = \text{Dest} \times \text{Src}$</td>
</tr>
<tr>
<td>shlq</td>
<td>$\text{Dest} = \text{Dest} \ll \text{Src}$ <strong>Synonym: salq</strong></td>
</tr>
<tr>
<td>sarrq</td>
<td>$\text{Dest} = \text{Dest} \gg \text{Src}$ <strong>Arithmetic</strong></td>
</tr>
<tr>
<td>shrq</td>
<td>$\text{Dest} = \text{Dest} \gg \text{Src}$ <strong>Logical</strong></td>
</tr>
<tr>
<td>xorq</td>
<td>$\text{Dest} = \text{Dest} \oplus \text{Src}$</td>
</tr>
<tr>
<td>andq</td>
<td>$\text{Dest} = \text{Dest} &amp; \text{Src}$</td>
</tr>
<tr>
<td>orq</td>
<td>$\text{Dest} = \text{Dest} \mid \text{Src}$</td>
</tr>
</tbody>
</table>

### Watch out for argument order! \textit{Src},\textit{Dest}  
(Warning: very old Intel docs use “op \textit{Dest},\textit{Src}”)

### No distinction between signed and unsigned int (why?)
Some Arithmetic Operations

- **One Operand Instructions**
  - incq  \( Dest \rightarrow Dest = Dest + 1 \)
  - decq  \( Dest \rightarrow Dest = Dest - 1 \)
  - negq  \( Dest \rightarrow Dest = -Dest \)
  - notq  \( Dest \rightarrow Dest = \neg Dest \)

- **See book for more instructions**
  - Depending how you count, there are 2,034 total x86 instructions
  - (If you count all addr modes, op widths, flags, it’s actually 3,683)
Arithmetic Expression Example

```c
long arith
(long x, long y, long z)
{
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

Interesting Instructions

- **leaq**: address computation
- **salq**: shift
- **imulq**: multiplication
  - Curious: only used once...
Understanding Arithmetic Expression Example

```c
long arith (long x, long y, long z) {
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

```
arith:
    leaq (%rdi,%rsi), %rax  # t1
    addq  %rdx, %rax  # t2
    leaq  (%rsi,%rsi,2), %rdx  # t4
    salq  $4, %rdx  # t4
    leaq  4(%rdi,%rdx), %rcx  # t5
    imulq %rcx, %rax  # rval
    ret
```

<table>
<thead>
<tr>
<th>Register</th>
<th>Use(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rdi</td>
<td>Argument x</td>
</tr>
<tr>
<td>%rsi</td>
<td>Argument y</td>
</tr>
<tr>
<td>%rdx</td>
<td>Argument z, t4</td>
</tr>
<tr>
<td>%rax</td>
<td>t1, t2, rval</td>
</tr>
<tr>
<td>%rcx</td>
<td>t5</td>
</tr>
</tbody>
</table>
Evolution of Intel Instruction Set

- The Intel instruction set has changed over the decades since it was first introduced.

- Intel is a believer in the “CISC” model: complex instructions that are highly optimized

- Modern example: vector parallel instructions (also called SIMD: Single instruction, multiple data). Introduced to make the x86 more competitive with GPU accelerators
  - Such as “Multiply these two vectors and put the result in this third vector”, or “sum up the elements in this vector, and put the result here.”
  - The underlying hardware uses parallel processing to do the job faster.
  - The C++ compiler can recognize many of these patterns and will emit vector parallel instructions (if the target computer supports them). You can also provide “hints” to the compiler, to do so.

- There are many more examples; we will see a few later in the semester
Today: Machine Programming I: Basics

- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations
- C/C++, assembly, machine code
Turning C/C++ into Object Code

- Code in files `p1.cpp p2.c`
- Compile with command: `c++ pp1.cpp p2.c -o p`
  - There are often additional arguments such as `-O3, -pg, -g...`
  - Put resulting binary in file `p`

```
text
C/C++ program (p1.cpp p2.c)

Compiler (c++)

text
Asm program (p1.s p2.s)

Assembler (c++ or as)

binary
Object program (p1.o p2.o)

Linker (c++ or ld)

binary
Executable program (p)

Static libraries (.a)
```
Compiling Into Assembly

C/C++ Code

```c
long plus(long x, long y);

void sumstore(long x, long y, long *dest)
{
    long t = plus(x, y);
    *dest = t;
}
```

Generated x86-64 Assembly

```
sumstore:
    pushq %rbx
    movq %rdx, %rbx
    call plus
    movq %rax, (%rbx)
    popq %rbx
    ret
```

Obtain with command

C++ sum.c

Produces file sum.s

This uses the “indirect” addressing mode: dest holds a memory address and *dest is a long integer at that address. We are using that location as a variable here!
What it really looks like

.globl sumstore
.type sumstore, @function

sumstore:
.LFB35:
 .cfi_startproc
  pushq %rbx
  .cfi_def_cfa_offset 16
  .cfi_offset 3, -16
  movq %rdx, %rbx
  call plus
  movq %rax, (%rbx)
  popq %rbx
  .cfi_def_cfa_offset 8
  ret
  .cfi_endproc
.
.LFE35:
 .size sumstore, .-sumstore
What it really looks like

.globl sumstore
.type sumstore, @function

.sumstore:
.LFB35:
  .cfi_startproc
  pushq %rbx
  .cfi_def_cfa_offset 16
  .cfi_offset 3, -16
  movq %rdx, %rbx
  call plus
  movq %rax, (%rbx)
  popq %rbx
  .cfi_def_cfa_offset 8
  ret
  .cfi_endproc

.LFE35:
  .size sumstore, .-sumstore

Things that look weird and are preceded by a ‘.’ are generally directives.
Assembly Characteristics: Data Types

- “Integer” data of 1, 2, 4, or 8 bytes
  - Data values
  - Addresses (untyped pointers)

- Floating point data of 4, 8, or 10 bytes

- (SIMD vector data types of 8, 16, 32 or 64 bytes)

- Code: Byte sequences encoding series of instructions

- No aggregate types such as arrays or structures
  - Just contiguously allocated bytes in memory
Assembly Characteristics: Operations

- **Transfer data between memory and register**
  - Load data from memory into register
  - Store register data into memory

- **Perform arithmetic function on register or memory data**

- **Transfer control**
  - Unconditional jumps to/from procedures
  - Conditional branches
Object Code

Code for sumstore

0x0400595:
  0x53
  0x48
  0x89
  0xd3
  0xe8
  0xf2
  0xff
  0xff
  0xff
  0x48
  0x89
  0x03
  0x5b
  0xc3

- Total of 14 bytes
- Each instruction 1, 3, or 5 bytes
- Starts at address 0x0400595

- Assembler
  - Translates .s into .o
  - Binary encoding of each instruction
  - Nearly-complete image of executable code
  - Missing linkages between code in different files

- Linker
  - Resolves references between files
  - Combines with static run-time libraries
    - e.g., code for malloc, printf
  - Some libraries are dynamically linked
    - Linking occurs when program begins execution
Machine Instruction Example

*dest = t;

movq %rax, (%rbx)

C Code
- Store value t where designated by dest

Assembly
- Move 8-byte value to memory
  - Quad words in x86-64 parlance
  - Operands:
    t: Register %rax
    dest: Register %rbx
    *dest: Memory M[%rbx]

Object Code
- 3-byte instruction
- Stored at address 0x40059e
### Disassembling Object Code

#### Disassembled

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Assembly Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000000000400595 &lt;sumstore&gt;:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>400595: 53</td>
<td>push %rbx</td>
<td></td>
</tr>
<tr>
<td>400596: 48 89 d3</td>
<td>mov %rdx,%rbx</td>
<td></td>
</tr>
<tr>
<td>400599: e8 f2 ff ff ff</td>
<td>callq 400590 &lt;plus&gt;</td>
<td></td>
</tr>
<tr>
<td>40059e: 48 89 03</td>
<td>mov %rax,(%rbx)</td>
<td></td>
</tr>
<tr>
<td>4005a1: 5b</td>
<td>pop %rbx</td>
<td></td>
</tr>
<tr>
<td>4005a2: c3</td>
<td>retq</td>
<td></td>
</tr>
</tbody>
</table>

#### Disassembler

- **`objdump -d sum`**
  - Useful tool for examining object code
  - Analyzes bit pattern of series of instructions
  - Produces approximate rendition of assembly code
  - Can be run on either `.o` file (object file) or `.out` (complete executable)
### Alternate Disassembly

**Disassembled**

<table>
<thead>
<tr>
<th>Dump of assembler code for function sumstore:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000000000000400595 &lt;+0&gt;: push %rbx</td>
</tr>
<tr>
<td>0x000000000000400596 &lt;+1&gt;: mov %rdx,%rbx</td>
</tr>
<tr>
<td>0x000000000000400599 &lt;+4&gt;: callq 0x400590 &lt;plus&gt;</td>
</tr>
<tr>
<td>0x00000000000040059e &lt;+9&gt;: mov %rax,(%rbx)</td>
</tr>
<tr>
<td>0x0000000000004005a1 &lt;+12&gt;: pop %rbx</td>
</tr>
<tr>
<td>0x0000000000004005a2 &lt;+13&gt;: retq</td>
</tr>
</tbody>
</table>

- **Within gdb Debugger**
  - Disassemble procedure
    
    ```bash
gdb sum
disassemble sumstore
    ```