Writing an operating system in 2.5 years

Yunhao Zhang

But first, writing an OS in one semester

- P0: understand C and user-level instructions
- P1: understand context-switch and multi-threading
- P2: understand exception and privilege levels
- P3: understand the disk abstraction
- P4: understand the file abstraction
- P5 (optional): understand I/O bus and devices

Why 2.5 years? An overview



	Ideas	Implementa	ation	Evaluatio	n
ov 2	2021 Jan	2022	Jun 2	2022	Dec 2

022

By June 2020, we only had egos-classic



~2 Int Lir

- ~20K lines of code
- Intel / Arm CPU
- Linux / MacOS user process



20K lines of code

Students read a very small portion



2K lines of code

n Students read a large portion



Intel x86 (1987)

CPU document has several thousands of pages



RISC-V (2010)

CPU document has <100 of pages





User-mode OS

Easier to compile and run



OS on real hardware More realistic to play with



$x86 / ARM \rightarrow RISC-V$

Linux / MacOS -> QEMU / board

Lesson Good motivations should convince non-experts why the work is valuable.

Motivation

Obstacles

Ideas Implementation Evaluation



Hello World



Summer 2020



ideal \neq possible; OS \neq hello-world



Obstacles & Hope



CPU is well-documented and board is not too expensive

Obstacles & Hope: What to do?



Need to modify the hardware design

Need to write a kernel with the CPU support and documents

Background: Open-source hardware

Search or jump to / Pulls Issues Codespaces Marketplace Explore 🗘 + 🗸	*
This repository has been archived by the owner before Nov 8, 2022. It is now read-only.	
¬ Sifive / freedom Public archive • Watch 187 • • •	•
<> Code 🕢 Issues 64 11 Pull requests 6 🕞 Actions 🖽 Projects 😲 Security 🗠 Insights	
% master - Go to file <> Code - About	_
Image: Source files for SiFive's Free Image: Source files for SiFive's Free <td< th=""><td>dom</td></td<>	dom
bootrom sdboot: auto-extract tl-clock frequency 4 years ago	
Figa-shells @ 14 Bump fpga-shells, supports vc707 with 3 years ago ▲ Apache-2.0 license ▲ Apache-2.0 license	
 nvidia-dla-blocks nvidia-dla-blocks: bump to point at a p 4 years ago 187 watching 	
► rocket-chip @ b2 updated submodules 4 years ago % 269 forks	
Sifive-blocks @ a updated submodules 4 years ago	
src/main/scala Added BTB and a 16kB 2-way I-Cache 3 years ago Releases 1	
Image: Second state Initial commit. 6 years ago Image: Second state <	Latest
Image: second	
LICENSE Initial commit. 6 years ago	
Makefile.e300art rocket-chip: bump for API changes 5 years ago No packages published	
Makefile.vc707-io vc707-iofpga: design runs at 200MHz 5 years ago	

Running open-source hardware

Search or jump to / Pulls Issues Codespaces Marke	tplace Explore 💪 + 🗸 🏤 🗸
This repository has been archived by the owner before Nov 8, 2022	2. It is now read-only.
☐ sifive / freedom (Public archive) ③ Watch 187 - %	Fork 269 - 🔀 Star 1k -
<> Code 🕑 Issues 64 11 Pull requests 6 🕞 Actions 🖽 Projects	Security // Insights
Code →	About
rikdanie Update README.md on Mar 1, 2021 🕚 154	Source files for SiFive's Freedom platforms
bootrom sdboot: auto-extract tl-clock frequency 4 years ago	C Readme
fpga-shells @ 14 Bump fpga-shells, supports vc707 with 3 years ago	좌 Apache-2.0 license
nvidia-dla-blocks nvidia-dla-blocks: bump to point at a p 4 years ago	 187 watching
rocket-chip @ b2 updated submodules 4 years ago	父 269 forks
➡ sifive-blocks @ a updated submodules 4 years ago	
src/main/scala Added BTB and a 16kB 2-way I-Cache 3 years ago	Releases 1
Image: gitignoreInitial commit.6 years ago	S Freedom E300 Arty De Latest
.gitmodules Revert url of submodule for pull request 4 years ago	
LICENSE Initial commit. 6 years ago	Packages
Makefile.e300art rocket-chip: bump for API changes 5 years ago	No packages published
Makefile.vc707-io vc707-iofpga: design runs at 200MHz 5 years ago	

A binary file encoding the hardware design (clocks, registers, circuits, etc.)



FPGA emulates the hardware design



Idea #1: Increase the memory size



https://github.com/chipsalliance/rocket-chip/blob/ b21c7879b3ea22f69cb8457109561f37c225f8ea/src/main/scala/subsystem/Configs.scala#L78

dcache = Some(DCacheParams()

- rowBits = site(SystemBusKey).beatBits,
- nSets = 256, // 16Kb scratchpad
- nTLBEntries = 4,
- blockBytes = site(CacheBlockBytes),
- scratch = Some(0x8000000L))),

Background: SPI (simpler than USB)



Chapter 19 of Sifive FE310 manual, v19p04 https://github.com/yhzhang0128/egos-2000/blob/main/references/sifive-fe310-v19p04.pdf

Address	cs_width	div_width	
0x10014000	1	12	
0x10024000	4	12	
0x10034000	1	12	
SPI Instanc			

SPI: Serial Peripheral Interface



6 pins GND + VCC + SPI (4)

Pin 1 Pin 2 Pin 3 Pin 4 Pin 5 Pin 6







Idea #2: Remap SPI1 to a microSD card

Instance	Flash Controller	Address	cs_width	div_width	
QSPI 0	Y	0x10014000	1	12	
SPI 1	N	0x10024000	4	12	
SPI 2	N	0x10034000	1	12	



new SPI1

 Table 64:
 SPI Instances

old SPI1

Idea #2: Remap SPI1 to a microSD card

ChipKit SPI

- set_property -dict { PACKAGE_PIN G1
- set_property -dict { PACKAGE_PIN H1
- set_property -dict { PACKAGE_PIN F1
- set_property -dict { PACKAGE_PIN C1

```
##Pmod Header JA
```

set_property -dict { PACKAGE_PIN G13 set_property -dict { PACKAGE_PIN B11 set_property -dict { PACKAGE_PIN A11

https://github.com/sifive/fpga-shells/blob/14297af2878dc648ffd5751010fa72094ff444b0/xilinx/arty/constraints/arty-master.xdc#L48





Coming up with ideas is difficult

No progress at al Not sure whether Being the only per

Obstacles

Fall 2020

- No progress at all for more than a year.
- Not sure whether it can work eventually.
- Being the only person pushing this work.



Fall 2021

Lesson Ideas are difficult to come up with and there is no guarantee of success.

Motivation

Obstacles



	Ideas	Implementation	Evaluation
--	-------	----------------	------------





	Motiva	ation		Obstacles	
Jun	2020	Sep 2	2020		Nc

https://github.com/yhzhang0128/egos-2000/blob/main/references/README.md#software-development-history

#1

A bug taking >1 day to fix

```
core = RocketCoreParams(
 useVM = false,
 fpu = None,
 mulDiv = Some(MulDivParams(mulUnroll = 8))),
btb = None,
dcache = Some(DCacheParams(
 rowBits = site(SystemBusKey).beatBits,
 nSets = 256, // 16Kb scratchpad
 nWays = 1,
 nTLBEntries = 4,
 nMSHRs = 0,
 blockBytes = site(CacheBlockBytes),
 scratch = Some(0x8000000L))),
icache = Some(ICacheParams(
 rowBits = site(SystemBusKey).beatBits,
 nSets = 64,
 nWays = 1,
 nTLBEntries = 4,
  blockBytes = site(CacheBlockBytes)))))
```



https://github.com/chipsalliance/rocket-chip/blob/b21c7879b3ea22f69cb8457109561f37c225f8ea/src/main/scala/subsystem/Configs.scala#L78



Lesson Implementing a system is non-trivial. It requires hard work and determination.

Motivation

Obstacles

	Ideas	Implementation	Evaluation	
--	-------	----------------	------------	--

Lessons about doing research

- Good motivations should convince non-experts why the work is valuable.
- Ideas are difficult to come up with and there is no guarantee of success.
- Implementing a system is non-trivial, taking hard work and determination.

The full 4.5-year research process

Summer 2018

2 years: Becoming familiar with OS education

Then, challenge the state-of-the-art

	<i>Iotivation</i>	Obstacles		Ideas	Implementation	Evaluation
Jun 20	20 Sep 2	2020	Nov 2	2021 Jan	2022 Jun	2022 Dec

Summer 2020



Yunhao Zhang's Egos-2000 Packs an Entire **RISC-V** Operating System Into Just 2,000 Lines of Code

Designed to make it possible for students to learn about every aspect of OS development, egos-2000 is a miniature marvel.



Gareth Halfacree Follow

5 months ago • Productivity / FPGAs

[SUCCESS] Enter kernel process GPID_FILE [INFO] sys_proc receives: Finish GPID_FILE initialization [INFO] Load kernel process #3: sys_dir [INF0] App file size: 0x00000fa4 bytes [INFO] App memory size: 0x00001bb0 bytes [SUCCESS] Enter kernel process GPID_DIR [INFO] sys_proc receives: Finish GPID_DIR initialization [INF0] Load kernel process #4: sys_shell [INFO] App file size: 0x000006d0 bytes [INFO] App memory size: 0x00000ed0 bytes [CRITICAL] Welcome to the egos-2000 shell! /home/yunhao echo Hello, World! Hello, World! /home/yunhao ls README /home/yunhao cat README With only 2000 lines of code, egos-2000 implements boot loader, microSD driver, tty driver, memory paging, address translation, interrupt handling, process sche duling and messaging, system call, file system, shell, 7 user commands and the mkfs/mkrom` tools.

https://hackaday.com/2023/05/18/an-entire-risc-v-operating-system-in-2000-lines/ https://www.hackster.io/news/yunhao-zhang-s-egos-2000-packs-an-entire-risc-v-operating-system-into-just-2-000-lines-of-code-2ba9875524a7

Research in the news

AN ENTIRE RISC-V OPERATING SYSTEM IN 2000 LINES

by: Bryan Cockfield

f 🎔 Y 🗳 🛍

💬 34 Comments

May 18, 2023

Lines of Code	What?	Lines of Code	What?
198	boot loader & tty driver	339	file system
208	sd card driver & paging	268	applications & system servers
32	interrupt & exception handling	270	library & networking (TBA)
103	page table & software translation	64	makefile
347	timer, scheduler & system call	171	RISC-V board & emulator tools





Follow-up from OS hobbyists

\equiv **README.md**

About P

This is a port of the awesome <u>egos-2000</u> teaching operating system to Allwinner's D1 chip, using Sipeed's <u>Lichee RV</u> compute module.

Activ	ities Applications - 📼 Xfce Terminal - 0ct 10 19:08	
	Terminal - brandon@cheofusi: ~	
File	Edit View Terminal Tabs Help	
[mmc].		
[mmc]: [mmc]: [mmc]: [mmc]: Moving]umpipc	HSSDRS2/SDR25 4 bit 50000000 Hz 3780 MB ***SD/MMC 0 init OK!!!*** SD payload in range [512K, 512K + 1M) to DRAMdone	
Jampring	j co puytodu	
[CRITIC [INF0] [INF0] [SUCCES [INF0] [SUCCES [INF0]	<pre>CAL] Booting on the D1 [mmc]: mmc driver ver 2021-04-2 16:45 [mmc]: 3780 MB HSSDR52/SDR25 4 bit SD card @5000000Hz [mmc]: SD/MMC 0 init 0K!!! SS] Finished initializing the tty and disk devices Use direct mode and put the address of trap_entry() to mtvec SS] Finished initializing the CPU MMU, timer and interrupts Grass kernel file size: 0x00002018 bytes CAL] Enter the grass layer Load kernel process #1: sys_proc App file size: 0x0000012a0 bytes SS] Enter kernel process GPID_PROCESS Load kernel process #2: sys_file App file size: 0x00002378 bytes SS] Enter kernel process GPID_FILE sys_proc receives: Finish GPID_FILE initialization Load kernel process #3: sys_dir App file size: 0x00001130 bytes</pre>	
	App Tile Size: 0x00001130 Dytes	
TSUCCES	SSI Enter kernel process GPTD DTR	
FINEO	sys proc receives: Finish GPID DIR initialization	
FINFOT	Load kernel process #4: svs_shell	
FINF0	App file size: 0x00000660 bytes	
TINFO	App memory size: 0x00000e60 bytes	





Sipeed's Lichee RV64 board

Future work



ECE 4750 Computer Architecture

Cornell University

R 25 followers ∂ http://www.csl.cornell.edu/courses/...

Connect with our ECE4750



Enable multi-core in QEMU and implement locks in egos-2000



Leverage the 256MB DDR memory and the Ethernet port on the Arty board

Lines of Code	What?	Lines of Code	What?
153	boot loader & tty driver	336	file system
240	sd card driver & paging	320	applications & system servers
32	interrupt & exception handling	272	library & networking (TBA)
108	page table & software translation	64	makefile
341	timer, scheduler & system call	134	RISC–V board & emulator tools

Vision

This project's vision is to help every college student read all the code of an operating system.

