CS 4120
Introduction to Compilers
Andrew Myers
Cornell University

Lecture 20: Live Variable Analysis Lecturer: Maks Orlovich

14 Oct 09

## Problem

- Abstract assembly contains arbitrarily many registers $\mathrm{t}_{\mathrm{i}}$
- Want to replace all such nodes with register nodes for e[a-d]x, e[sd]i, (ebp)
- Local variables allocated to TEMP's too
- Only 6-7 usable registers: need to allocate multiple $t_{i}$ to each register
- For each statement, need to know which variables are live to reuse registers

CS 4120 Introduction to Compilers

## Live variable analysis

- Goal: for each statement, identify which temporaries are live
- Analysis will be conservative (may overestimate liveness, will never underestimate)

But more precise than simple scope analysis (will estimate fewer live temporaries)

## Control Flow Graph

- Canonical IR forms control flow graph (CFG ) : statements are nodes; jumps, fall-throughs are edges


CS 4120 Introduction to Compilers

## Liveness

- Liveness is associated with edges of control flow graph, not nodes (statements)
live: a, c, e

- Same register can be used for different temporaries manipulated by one stmt


## Use/Def

- Every statement uses some set of variables (reads from them) and defines some set of variables (writes to them)
- For statement $S$ define:
$-u s e[s]$ : set of variables used by $s$
$-\operatorname{def}[s]$ : set of variables defined by $s$
- Example:
$\mathrm{a}=\mathrm{b}+\mathrm{c}$
use $=b, c$
$\operatorname{def}=\mathrm{a}$
$a=a+1$
use $=\mathrm{a}$
$\operatorname{def}=\mathrm{a}$


## Liveness

## Variable $v$ is live on edge $e$ if:

There is

- a node $n$ in the CFG that uses it and
- a directed path from $e$ to $n$ passing through no def

How to compute efficiently?
How to use?

## Dataflow Analysis

- Idea: compute liveness for all variables simultaneously
- Approach: define equations that must be satisfied by any liveness determination
- Solve equations by iteratively converging on solution
- Instance of general technique for computing program properties: dataflow analysis


## Simple algorithm: Backtracing

"variable $v$ is live on edge $e$ if there is a node $n$ in CFG that uses it and a directed path from $e$ to $n$ passing through no def"
(Slow) algorithm: Try all paths from each use of a variable, tracing backward in the control flow graph until a def node or previously visited node is reached. Mark variable live on each edge traversed.

## Abstract Assembly

- Abstract assembly = assembly code w/ infinite register set
- Canonical intermediate code = abstract assembly code except for expression trees
- $\operatorname{MOVE}\left(e_{1}, e_{2}\right) \Rightarrow$ mov e1, e2
- JUMP $(e) \Rightarrow$ jmp e
- $\operatorname{CJUMP}(e, l) \Rightarrow \operatorname{cmp}$ e1, e2
[jnelje|jgt|...] 1
- $\operatorname{CALL}\left(e, e_{1}, \ldots\right) \Rightarrow$ push e1; ... call e
- $\operatorname{LABEL}(l) \Rightarrow 1$ :


## Instruction selection

- Conversion to abstract assembly is problem of instruction selection for a single IR statement node
- Full abstract assembly code: glue translated instructions from each of the statements
- Problem: more than one way to translate a given statement. How to choose?


## Pentium ISA

- Need to map IR tree to actual machine instructions - need to know how instructions work
- Pentium is two-address CISC architecture
- Typical instruction has
opcode (mov, add, sub, shl, shr, mul, div, jmp, jcc, push, pop, test, enter, leave, \&c.)
- destination $(r,[r],[k],[r+k],[r 1+r 2]$,
[r1+w*r2], [r1+w*r2+k])


## (may also be an operand)

- source (any legal destination, or a constant)
sub esi, [ebp] add [ecx+16*edi],edi
je label1 jmp [fp+4]


## Example

MOVE(TEMP(t1), TEMP(t1) + MEM(TEMP(FP)+4))


CS 4120 Introduction to Compilers

## Tiling

- Idea: each Pentium instruction performs computation for a piece of the IR tree: a tile




## Problem

- How to pick tiles that cover IR statement tree with minimum execution time?
- Need a good selection of tiles
- small tiles to make sure we can tile every tree
- large tiles for efficiency
- Usually want to pick large tiles: fewer instructions
- Pentium: RISC core instructions take 1 cycle, other instructions may take more

$$
\begin{aligned}
\text { add }[e c x+4], \text { eax } \Leftrightarrow & \text { mov edx, }[e c x+4] \\
& \text { add edx,eax } \\
& \text { mov [ecx+4],eax }
\end{aligned}
$$

## An annoying instruction

- Pentium mul instruction multiples single operand by eax, puts result in eax (low 32 bits), edx (high 32 bits)
- Solution: add extra mov instructions, let register allocation deal with edx overwrite

mov eax, t1
mul t2
mov $t_{f}$, eax


## Branches

- How to tile a conditional jump?
- Fold comparison operator into tile



## More handy tiles

lea instruction computes a memory address but doesn't actually load from memory


$$
\text { lea } t_{f},\left[t_{1}+t_{2}\right]
$$

$\left(t_{f}\right.$ a fresh temporary)
( $\mathrm{k}_{1}$ one of $2,4,8,16)$

## How good is it?

Very rough approximation on modern pipelined architectures: execution time is number of tiles
Greedy tiling (Appel: "maximal munch") finds an optimal but not necessarily optimum tiling: cannot combine two tiles into a lower-cost tile

- We can find the optimum tiling using dynamic programming!


## Greedy tiling

- Assume larger tiles = better
- Greedy algorithm: start from top of tree and use largest tile that matches tree
- Tile remaining subtrees recursively


CS 4120 Introduction to Compilers

## Dataflow values

use[ $n$ ] : set of variables used by $n$ $\operatorname{def}[n]$ : set of variables defined by $n$ in $[n]$ : variables live on entry to $n$ out $[n]$ : variables live on exit from $n$

Clearly: in $[n] \supseteq$ use $[n]$

What other constraints are there?

## Dataflow constraints

in $[n] \supseteq u s e[n]$

- A variable must be live on entry to $n$ if it is used by the statement itself
in $[n] \supseteq \operatorname{out}[n]-\operatorname{def}[n]$
- If a variable is live on output and the statement does not define it, it must be live on input too
$\operatorname{out}[n] \supseteq$ in $\left[n^{\prime}\right]$ if $n^{\prime} \in \operatorname{succ}[n]$
- if live on input to $n$ ', must be live on output from $n$


## Complete algorithm

```
for all n, in[n] = out[n] = Ø
repeat until no change
        for all n
            out[n] = U N', succ[n]
            in[n] = use[n] \cup (out[n] -
    def[n])
        end
    end
```

- Finds fixed point of in, out equations
- Problem: does extra work recomputing in, out values when no change can happen


## Iterative dataflow analysis

- Initial assignment to in $[n]$, out $[n]$ is empty set $\varnothing$ : will not satisfy constraints

$$
\begin{gathered}
\operatorname{in}[n] \supseteq \text { use }[n] \\
\operatorname{in}[n] \supseteq \text { out }[n]-\operatorname{def}[n] \\
\operatorname{out}[n] \supseteq \text { in }\left[n^{\prime}\right] \text { if } \quad n^{\prime} \in \operatorname{succ}[n]
\end{gathered}
$$

- Idea: iteratively re-compute in[n], out[n] when forced to by constraints. Live variable sets will increase monotonically.
- Dataflow equations:

$$
\begin{gathered}
\text { in' }^{\prime}[n]=u s e[n] \cup(\text { out }[n]-\operatorname{def}[n]) \\
\text { out' }[n]=\cup_{n^{\prime} \in \operatorname{succ}[n]} \text { in }\left[n^{\prime}\right]
\end{gathered}
$$

## Example

- For simplicity: pseudo-code




## Faster algorithm

- Information only propagates between nodes because of this equation:

$$
\operatorname{out}[n]=\bigcup_{n^{\prime} \in \operatorname{succ}[n]} \operatorname{in}\left[n^{\prime}\right]
$$

- Node is updated from its successors
- If successors haven't changed, no need to apply equation for node
- Should start with nodes at "end" and work backward


## Worklist algorithm

- Idea: keep track of nodes that might need to be
updated in worklist : FIFO queue

```
for all n, in[n] = out[n] = \varnothing
w = {set of all nodes }
repeat until w empty
    n= w.pop()
    out[n]= U Un'\in succ [n] in[n']
    in[n]= use[n] \cup (out[n] - def [n])
    if change to in[n],
        for all predecessors m of n, w.push(m)
end
```

