



## CS 412 Introduction to Compilers

Andrew Myers  
Cornell University

Lecture 17: Instruction Selection  
2 Mar 01

## Administration

- Prelim review Monday in class
- Prelim Tuesday

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

2


## Outline

- Tiles: review
- How to implement Maximal Munch
- Some tricky tiles
  - conditional jumps
  - instructions with hard-wired effects
- Optimum instruction selection: dynamic programming

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

3

## Where we are



Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

4


## Instruction Selection

- Current step: converting canonical intermediate code into abstract assembly
  - implement each IR statement with a sequence of one or more assembly instructions
  - sub-trees of IR statement are broken into *tiles* associated with one or more assembly instructions

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

5

## Tiles



mov t2, t1  
add t2, imm8


- Tiles capture compiler's understanding of instruction set
- Each tile: sequence of instructions that update a fresh temporary (may need extra mov's) and associated IR tree
- All outgoing edges are temporaries

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

6

## Maximal Munch Algorithm

- Assume larger tiles = better
- Greedy algorithm: start from top of tree and use largest tile that matches tree
- Tile remaining subtrees recursively




Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

7

## Another example

$x = x + 1;$




Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

8

## Example

$x = x + 1;$

**ebp**: Pentium frame pointer register




```
mov t1, [ebp+x]
mov t2, t1
add t2, 1
mov [ebp+x], t2
```

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers


9

## Alternate (non-RISC) tiling

$x = x + 1;$



```
add [ebp+x], 1
```



Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

10

## How good is it?


- *Very* rough approximation on modern pipelined architectures: execution time is number of tiles
- Maximal munch finds an *optimal* but not necessarily *optimum* tiling: cannot combine two tiles into a lower-cost tile

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers


11

## ADD expression tiles

```
mov t1, t2
add t1, r/m32
```



```
mov t1, t2
add t1, imm32
```




Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

12

## ADD statement tiles

Intel Architecture  
Manual, Vol 2, 3-17:

```
add eax, imm32
add r/m32, imm32
add r/m32, imm8
add r/m32, r32
add r32, r/m32
```



Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

13

## Designing tiles

- Only add tiles that are useful to compiler
- Many instructions will be too hard to use effectively or will offer no advantage
- Need tiles for all single-node trees to guarantee that every tree can be tiled, e.g.

```
mov t1, t2
add t1, t3
```




Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

14

## More handy tiles

`lea` instruction computes a memory address but doesn't actually load from memory




Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

15

## Matching CJUMP for RISC

- As defined in lecture, have  $CJUMP(cond, destination)$
- Appel:  $CJUMP(op, e1, e2, destination)$  where  $op$  is one of  $==, !=, <, <=, =, >$
- Our CJUMP translates easily to RISC ISAs that have explicit comparison result




Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

16

## Condition code ISA

- Appel's CJUMP corresponds more directly to Pentium conditional jumps




- However, can handle Pentium-style jumps with lecture IR with appropriate tiles

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

17

## Branches

- How to tile a conditional jump?
- Fold comparison operator into tile



Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

18

## Fixed-register instructions

`mul r/m32`

Sets `eax` to low 32 bits of `eax * operand`,  
`edx` to high 32 bits

`jecxz label`

Jump to `label` if `ecx` is zero

`add eax, r/m32`

Add to `eax`

**No fixed registers in IR except TEMP(FP)!**

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

19

## Strategies for fixed regs

- Use extra `mov`'s and temporaries

```
mov eax, t2
mul t3
mov t1, eax
```



- Don't use instruction (`jecxz`)
- Let assembler figure out when to use (`add eax, ...`), bias register allocator

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

20

## Implementation

- Maximal Munch: start from statement node
- Find largest tile covering top node and matching all children
- Invoke recursively on all children of *tile*
- Generate code for this tile (code for children will have been generated already in recursive calls)


- How to find matching tiles?

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

21

## Implementing tiles

- Explicitly building every tile: tedious
- Easier to write subroutines for matching Pentium source, destination operands
- Reuse matcher for all opcodes




Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

22

## Matching tiles

```

abstract class IR_Stmt {
    Assembly munch();
}
class IR_Move extends IR_Stmt {
    IR_Expr src, dst;
    Assembly munch() {
        if (src instanceof IR_Plus &&
            ((IR_Plus)src).lhs.equals(dst) &&
            is_regmem32(dst)) {
            Assembly e = (IR_Plus)src).rhs.munch();
            return e.append(new AddIns(dst,
                e.target()));
        } else if ...
    }
}
  
```



Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

23

## Tile Specifications

- Previous approach simple, efficient, but hard-codes tiles and their priorities
- Another option: explicitly create data structures representing each tile in instruction set
  - Tiling performed by a generic tree-matching and code generation procedure
  - Can generate from instruction set description
    - generic back end!
- For RISC instruction sets, over-engineering

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

24

## Improving instruction selection


- Because greedy, Maximal Munch does not necessarily generate best code
  - Always selects largest tile, not necessarily fastest instruction
  - May pull nodes up into tiles inappropriately – better to leave below
- Can do better using *dynamic programming* algorithm

Lecture 17 CS 412/413 Spring '01 – Andrew Myers

25

## Timing model

- Idea: associate *cost* with each tile (proportional to # cycles to execute)
  - caveat: cost is bogus on modern architectures
- Estimate of total execution time is sum of costs of all tiles



Lecture 17 CS 412/413 Spring '01 – Andrew Myers

26


## Finding optimum tiling

- **Goal:** find minimum total cost tiling of tree
- **Algorithm:** for *every* node, find minimum total cost tiling of that node and sub-tree.
- **Lemma:** once minimum cost tiling of all children of a node is known, can find minimum cost tiling of the node by trying out all possible tiles matching the node
- **Therefore:** start from leaves, work *upward* to top node

Lecture 17 CS 412/413 Spring '01 – Andrew Myers

27

## Dynamic programming: a[i]



Lecture 17 CS 412/413 Spring '01 – Andrew Myers

28

## Recursive implementation

- Any dynamic programming algorithm equivalent to a *memoized* version of same algorithm that runs top-down
- For each node, record best tile for node
- Start at top, recurse:
  - First, check in table for best tile for this node
  - If not computed, try each matching tile to see which one has lowest cost
  - Store lowest-cost tile in table and return
- Finally, use entries in table to emit code


Lecture 17 CS 412/413 Spring '01 – Andrew Myers

29

## Max Munch → Memoization

```

class IR_Move extends IR_Stmt {
  IR_Expr src, dst;
  Assembly best; // initialized to null
  int optTileCost() {
    if (best != null) return best.cost();
    if (src instanceof IR_Plus &&
        ((IR_Plus)src).lhs.equals(dst) && is_regmem32(dst)) {
      int src_cost = ((IR_Plus)src).rhs.optTileCost();
      int cost = src_cost + CISC_ADD_COST;
      if (cost < best.cost())
        best = new AddIns(dst, e.target);
      ...consider all other tiles...
      return best.cost();
    }
  }
}
    
```



Lecture 17 CS 412/413 Spring '01 – Andrew Myers

30

## Problems with model

- Modern processors:
  - execution time *not* sum of tile times
  - instruction order matters
    - Processors is *pipelining* instructions and executing different pieces of instructions in parallel
    - bad ordering (e.g. too many memory operations in sequence) stalls processor pipeline
    - processor can execute some instructions in parallel (super-scalar)
  - cost is merely an approximation
  - instruction scheduling needed

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

31

## Summary

- Can specify code generation process as a set of tiles that relate IR trees to instruction sequences
- Instructions using fixed registers problematic but can be handled using extra temporaries
- *Maximal Munch* algorithm implemented simply as recursive traversal
- Dynamic programming algorithm generates better code, also can be implemented recursively using *memoization*
- Real optimization will require *instruction scheduling*

Lecture 17 CS 412/413 Spring '01 -- Andrew Myers

32