## CS 412/413

Introduction to Compilers and Translators Andrew Myers Cornell University

Lecture 30: Instruction scheduling 14 April 00

#### **Administration**

- PA 5 due in 1 week
- Optional reading: Muchnick 17

#### Impact of instruction ordering

- Pre-1982: microprocessors ran instructions implemented in *microcode* instructions
  - Memory faster than processor; always 1 cycle to access
    Time to execute instruction sequence = sum of individual instruction times
- Modern processors (MIPS, ≥ 80486)
  - pipelining, multiple functional units allow different instruction executions to overlap -- different orderings produce varying degrees of overlap
     memory may take -100 cycles to access: loads should be
  - memory may take ~100 cycles to access: loads should be started as early as possible
- Instruction order has significant performance impact on modern architectures

## Instruction ordering issues

- Modern superscalar architecture "executes N instructions every cycle"
- Pentium: N = 2 (U-pipe and V-pipe)
- Pentium II+: N=5; dynamic translation to 1-4<sup>+</sup> µops
  Reality check: about 1.2 instructions per cycle on average with *good* instruction ordering -- processor resources are usually wasted
- Processor spends a lot of time waiting:
  Branch stalls
- Branch stalls
  Memory stalls
- Expensive arithmetic operations
- Avoiding stalls requires understanding processor architecture(s) (Intel Arch. SDM Vol. 3, Chapter 13)

# Simplified architecture model

- Assume simple MIPS-like pipelined architecture -- 5 pipeline stages (Pentium II: 9)
- F: Instruction fetch -- read instruction from memory, decode F R A M W
- R: Read values from registers
- A: ALU
- M: Memory load or store
- W: Write back result to registers

i



























## **Resource conflicts**

- Typical superscalar processors: 4-way
- < 4 copies of some functional units
- R10000: 2 integer ALU units, 2 floating point ALU units. Pentium: 1/1
- Issuing too many ALU operations at once means some pipelines stall -- want to interleave other kinds of operations to allow all 4 pipelines to fill

#### Instruction scheduling

- Goal: reorder instructions so that all pipelines are as full as possible
- Instructions reordered against some particular machine architecture and scheduling rules embedded in hardware
- May need to compromise so that code works well on a variety of architectures (e.g. Pentium vs. Pentium II)

20

22

# Scheduling constraints

- Instruction scheduling is a low-level optimization: performed on assembly code
- Reordered code must have same effect as original
- Constraints to be considered:
  - data dependencies
  - control dependencies: only within BB
  - resource constraints

21



- If two instructions access the same register or memory location, they may be dependent
- True dependency: write/read mov ax, [cx + 16]; add bx, ax
- Anti-dependency: read/write add bx, ax; mov ax, [cx + 16]
- Output dependency: write/write mul bx; mov ax, cx - both update ax





## Simple reordering

- Reorder only within basic block
- Construct *dependence graph* for each basic block
  - nodes are instructions
  - edges are instruction dependencies
  - graph will be a DAG (no cycles)
- Any valid ordering must make all dependence edges go forward in code: *topological sort* of dependence graph

25

# List Scheduling Algorithm

- Initialize ready list R with all instructions not dependent on any other instruction
- · Loop until R is empty
  - pick best node in R and append it to reordered instructions
- update ready list with ready successors to best node
- Works for simple & superscalar processors
- Problem: Determining best node in R is NPcomplete! Must use heuristic.

26

**Greedy Heuristic** 

- If instruction predecessors won't be sufficiently complete yet, creates stall
- Choose instruction that will be scheduled as soon as possible, based on start time of its predecessors: simulate processor
- How to break ties:
  - pick node with longest path to DAG leaf
  - pick node that can go to non-busy pipeline
  - $-\operatorname{pick}$  node with many dependent successors



# **Register allocation conflict**

- Problem: use of same register creates anti-dependencies that restrict scheduling
- Register allocation before scheduling: prevents good scheduling
- Scheduling before register allocation: spills destroy scheduling
- Solution: schedule abstract assembly, allocate registers, schedule again!

29

# Summary

- Instruction scheduling very important for non-fancy processors
- Improves performance even on processors with out-of-order execution (dynamic reordering must be more conservative)
- *List scheduling* provides a simple heuristic for instruction scheduling