

## Impact of instruction ordering

- Pre-1982: microprocessors ran instructions implemented in microcode instructions
- Memory faster than processor; always 1 cycle to access
- Time to execute instruction sequence = sum of individual instruction times
- Modern processors (MIPS, $\geq 80486$ )
- pipelining, multiple functional units allow different instruction executions to overlap -- different orderings produce varying degrees of overlap
- memory may take $\sim 100$ cycles to access: loads should be started as early as possible
- Instruction order has significant performance impact on modern architectures


## Administration

- PA 5 due in 1 week
- Optional reading: Muchnick 17


## Instruction ordering issues

- Modern superscalar architecture "executes N instructions every cycle"
- Pentium: $\mathrm{N}=2$ (U-pipe and V-pipe)
- Pentium II+: N=5; dynamic translation to $1-4^{+} \mu$ ops
- Reality check: about 1.2 instructions per cycle on average with good instruction ordering -- processor resources are usually wasted
- Processor spends a lot of time waiting:
- Branch stalls
- Memory stalls
- Expensive arithmetic operations
- Avoiding stalls requires understanding processor architecture(s) (Intel Arch. SDM Vol. 3, Chapter 13)

4

## Simplified architecture

 model- Assume simple MIPS-like pipelined architecture-- 5 pipeline stages (Pentium II: 9)
- F: Instruction fetch -- read instruction from memory, decode |  | F | R | A | M |
| :--- | :--- | :--- | :--- | :--- |
- R : Read values from registers
- A: ALU
- M: Memory load or store
- W: Write back result to registers


## Examples

- mov ax, bx

R: read bx

- add ax, 10

F: extract imm. 10 R: read ax A:add operands W: store into ax

- mov cx, [dx + 16]

R: read dx, 16 A: compute address
M : read from cache W : store into cx

- push [dx + 16] ?


## Non-pipelined execution

|  |  |  |  |  | time |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | R | A |  | W |  |  |  |  |  |
|  |  |  |  |  | F | R | A | M | W |

add ax, 10
mov cx, $[\mathrm{dx}+16]$
$\qquad$
$3-5$ cycles per instruction

Pipelined Execution
$\longrightarrow$ time


- New instruction begun every cycle
- Most pipeline stages busy every cycle


## Memory Stalls

mov ax, [cx + 16]
add bx, ax
memory value available here (if in cache)


\[

\]

- will need to stall processor by one cycle

10

## Solutions:

- Option 1: (original Alpha, 486, Pentium)
Processor stalls on use of result until available. Compiler should
reorder instructions if possible:
mov ax, $[c x+16] \quad$ mov ax, $[c x+16]$ add bx, ax $\qquad$ $\rightarrow$ add cx, 1 add $\mathrm{cx}, 1 \longrightarrow$ add $\mathrm{bx}, \mathrm{ax}$


## No interlocks

- Option 2: (R3000) Memory result not available until two instructions later; compiler must insert some instruction.
mov ax, [cx + 16] mov bx, ax add $\mathrm{cx}, 1$
mov ax, $[c x+16]$ nop mov bx, ax add cx, 1 mov ax, $[c x+16]$ add cx, 1 mov bx, ax


## Out-of-order execution

- Out-of-order execution (PowerPC, recent Alpha, MIPS, P6): can execute instructions further ahead rather than stall -- compiler instruction ordering is less important
- Processor has reorder buffer from which viable instructions are selected on each cycle



## Option 1: stall

## - 80486 stalls branches till pipeline empty !

- Early Alpha processors: start initial pipeline stages on predicted branch target, stall until target address known (3+cycle stall on branch mispredict)


## Branch stalls

- Branch, indirect jump instructions: next instruction to execute not known until address known
- Processor stall of 3-10 cycles!
cmp ax, bx jz L ?

beq r1, r2, L
?



## Dealing with stalls

- Alpha: predicts backward branches taken (loops), forward branches not taken (else clauses), also has branch prediction cache
- Compiler should avoid branches, indirect jumps
- unroll loops!
- use conditional move instructions (Alpha, Pentium Pro) or predicated instructions (Itanium) -- can be inserted as low-level optimization on assembly code

```
jz skip mov \(a x, b x\) skip:
```


## MIPS: branch delay slot

- Instruction after branch is always executed : branch delay slot
beq r1, r2, L
mov $a x, b x$
<target>

- Options for compiler:
- always put nop after branch
- move earlier instruction after branch
- move destination instruction if harmless
- Problem: branch delay slot hasn't scaled


## Real architectures

- Deeper pipelines, superscalar
- MIPS R4000 : 8 stages; R10000: 8 stages x 4 way
- Alpha: 11 stages, 2 or 4 way
- Pentium P6: 9 stage (uops), 5 way, 9 stage dynamic translation pipeline
- Some instructions take much longer to complete - multiply, divide, cache miss
- Even register operands may not be ready in time for next instruction


## Resource conflicts

- Typical superscalar processors: 4-way
- $<4$ copies of some functional units
- R10000: 2 integer ALU units, 2 floating point ALU units. Pentium: 1/1
- Issuing too many ALU operations at once means some pipelines stall -- want to interleave other kinds of operations to allow all 4 pipelines to fill


## Instruction scheduling

- Goal: reorder instructions so that all pipelines are as full as possible
- Instructions reordered against some particular machine architecture and scheduling rules embedded in hardware
- May need to compromise so that code works well on a variety of architectures (e.g. Pentium vs. Pentium II)


## Scheduling constraints

- Instruction scheduling is a low-level optimization: performed on assembly code
- Reordered code must have same effect as original
- Constraints to be considered:
- data dependencies
- control dependencies: only within BB
- resource constraints



## Data dependencies

- If two instructions access the same register or memory location, they may be dependent
- True dependency: write/ read mov ax, [cx + 16]; add bx, ax
- Anti-dependency: read/ write add bx, ax; mov ax, [cx + 16]
- Output dependency: write/ write mul bx; mov ax, cx - both update ax


## Dependency Graph

- If one instruction depends on another, order cannot be reversed -- constrains scheduling
- Register dependencies easy to identify
- Memory dependencies are trickier: two memory addresses may be aliases for each other - need alias analysis $\operatorname{mov}[d x+16]$, ax mov bx, [cx-4] $>$ dependency?


## Simple reordering

- Reorder only within basic block
- Construct dependence graph for each basic block
- nodes are instructions
- edges are instruction dependencies
- graph will be a DAG (no cycles)
- Any valid ordering must make all dependence edges go forward in code: topological sort of dependence graph


## List Scheduling Algorithm

- Initialize ready list R with all instructions not dependent on any other instruction
- Loop until R is empty
- pick best node in $R$ and append it to reordered instructions
- update ready list with ready successors to best node
- Works for simple \& superscalar processors
- Problem: Determining best node in R is NPcomplete! Must use heuristic.


## Greedy Heuristic

- If instruction predecessors won't be sufficiently complete yet, creates stall
- Choose instruction that will be scheduled as soon as possible, based on start time of its predecessors: simulate processor
- How to break ties:
- pick node with longest path to DAG leaf - pick node that can go to non-busy pipeline
- pick node with many dependent successors



## Register allocation conflict

- Problem: use of same register creates anti-dependencies that restrict scheduling
- Register allocation before scheduling: prevents good scheduling
- Scheduling before register allocation: spills destroy scheduling
- Solution: schedule abstract assembly, allocate registers, schedule again!


## Summary

- Instruction scheduling very important for non-fancy processors
- Improves performance even on processors with out-of-order execution (dynamic reordering must be more conservative)
- List scheduling provides a simple heuristic for instruction scheduling

