

CS 412/413

Introduction to Compilers and Translators
Cornell University
Andrew Myers

Lecture 15: Control flow graphs, instruction selection

25 Feb 00


Administration

- Prelim 1 Wednesday
 - topics covered: regular expressions, tokenizing, context-free grammars, LL & LR parsers, static semantics, intermediate code generation
- Prelim 1 review session Monday 7-9PM

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

2

Where we are



CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

3

Conditional jumps

- IR is now just a linear list of statements with one side effect per statement
- Still contains CJUMP nodes : two-way branches
- Real machines : fall-through branches (e.g. JZ, JNZ)

CJUMP(e, t, f)
...
LABEL(t)
if-true code
LABEL(f)
evaluate e
JZ f
if-true code
f:

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

4

Simple Solution

- Translate CJUMP into conditional branch followed by unconditional branch

CJUMP(TEMP(t1)==TEMP(t2), t, f) CMP t1,t2
 JZ t
 JMP f

- JMP is usually gratuitous
- Code can be *reordered* so jump goes to next statement

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

5

Basic blocks

- Unit of reordering is a *basic block*
- A sequence of statements that is always begun at its start and always exits at the end:
 - starts with a LABEL(n) statement (or beginning of all statements)
 - ends with a JUMP or CJUMP statement, or just before a LABEL statement)
 - contains no other JUMP or CJUMP statement
 - contains no interior LABEL that is used as the target for a JUMP or CJUMP from elsewhere
- No point to breaking up a basic block during reordering

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

6

Basic block example


```
CJUMP(e, L2, L3)
LABEL(L1)
MOVE(TEMP(x), TEMP(y))
LABEL(L2)
MOVE(TEMP(x), TEMP(y) + TEMP(z))
JUMP(NAME(L1))
LABEL(L3)
EXP(CALL(NAME(f)), TEMP(x))
```

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

7

Control flow graph

- Control flow graph has basic blocks as nodes
- Edges show control flow between basic blocks



CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

8

Fixing conditional jumps

- Reorder basic blocks so that (if possible)
 - the “false” direction of two-way jumps goes to the very next block
 - JUMPs go to the next block (are deleted)
- What if not satisfied?
 - For CJUMP add another JUMP immediately after to go to the right basic block
- How to find such an ordering of the basic blocks?

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

9

Traces


- Idea: order blocks according to a possible *trace*: a sequence of blocks that might (naively) be executed in sequence, never visiting a block more than once
- Algorithm:
 - pick an unmarked block (begin w/ start block)
 - run a trace until no more unmarked blocks can be visited, marking each block on arrival
 - repeat until no more unmarked blocks

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

10

Example


- Possible traces?



CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

11


Arranging by traces



CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

12


Reordered code



CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

13

Progress



CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

14

Abstract Assembly

- Abstract assembly = assembly code w/ infinite register set
- Canonical intermediate code = abstract assembly code – except for expression trees
- $\text{MOVE}(e_1, e_2) \Rightarrow \text{mov } e1, e2$
- $\text{JUMP}(e) \Rightarrow \text{jmp } e$
- $\text{CJUMP}(e, l) \Rightarrow \text{cmp } e1, e2$
 $[jne | je | jgt | ...] l$
- $\text{CALL}(e, e_1, \dots) \Rightarrow \text{push } e1; \dots; \text{call } e$
- $\text{LABEL}(l) \Rightarrow l:$

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

15

Instruction selection


- Conversion to abstract assembly is problem of *instruction selection* for a single IR statement node
- Full abstract assembly code: glue translated instructions from each of the statements
- Problem: more than one way to translate a given statement. How to choose?

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

16

Example

$\text{MOVE}(\text{TEMP}(t1), \text{TEMP}(t1) + \text{MEM}(\text{TEMP}(FP) + 4))$



CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

17

Pentium instructions


- Need to map actual machine instructions to IR tree – need to know how instructions work
- Pentium has *two-address CISC*
- Typical instruction has
 - opcode* (`mov, add, sub, shl, shr, mul, div, jmp, jcc, &c.`)
 - destination* ($r, [r], [k], [r+k], [r1+r2], [r1+w*r2], [r1+w*r2+k]$)
 - source* (any legal destination, or a constant)
- | | |
|----------------------------|-----------------------------------|
| <code>mov eax,1</code> | <code>add ebx,ecx</code> |
| <code>sub esi,[ebp]</code> | <code>add [ecx+16*edi],edi</code> |
| <code>je labell</code> | <code>jmp [fp+4]</code> |

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

18

Tiling

- Idea: each Pentium instruction performs computation for a piece of the IR tree: a *tile*




```
mov t2, ebp
add t2, 4
mov t3,[t2]
add t1, t3
```

- Tiles are connected by new temporary registers (t_2, t_3)

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

19

Some tiles



mov t1, t2

mov t_f, t₁
add t_f, t₂ (t_f a fresh temporary)

mov [t₁+t₂], i

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

20

Problem

- How to pick tiles that cover IR statement tree with minimum execution time?
- Need a good selection of tiles
 - small tiles to make sure we can tile every tree
 - large tiles for efficiency
- Usually want to pick large tiles: fewer instructions
- Pentium: RISC core instructions take 1 cycle, other instructions take more


add [ecx+4], eax	mov edx,[ecx+4]
⇒ add edx,eax	
	mov [ecx+4],eax

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

21

An annoying instruction

- Pentium mul instruction multiplies single operand by **eax**, puts result in **eax** (low 32 bits), **edx** (high 32 bits)
- Solution: add extra **mov** instructions, let register allocation deal with **edx** overwrite



```
mov eax, t1
mul t2
mov tf, eax
```

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers


22

Branches

- How to tile a conditional jump?
- Fold comparison operator into tile



```
test t1
jnz l1
```



```
cmp t1, t2
je l1
```

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

23


More handy tiles

lea instruction computes a memory address but doesn't actually load from memory



lea t_f, [t₁+t₂]

(t_f a fresh temporary)



lea t_f, [t₁+k₁*t₂]


(k₁ one of 2,4,8,16)

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

24

Maximal Munch Algorithm

- Assume larger tiles = better
- Greedy algorithm: start from top of tree and use largest tile that matches tree
- Tile remaining subtrees recursively




CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

25

Implementing tiles

- Explicitly building every possible tile: tedious
- Easier to write subroutines for matching Pentium source, destination operands
- Reuse matching for all opcodes



CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

26

How good is it?

- Very rough approximation on modern pipelined architectures: execution time is number of tiles
- Maximal munch finds an *optimal* but not necessarily *optimum* tiling: cannot combine two tiles into a lower-cost tile
- We can find the optimum tiling using dynamic programming!

CS 412/413 Spring '00 Lecture 15 -- Andrew Myers

27