# Caches & Memory

CS 3410
Computer System Organization & Programming



## Programs 101

#### C Code

```
int main (int argc, char* argv[]) {
   int i;
   int m = n;
   int sum = 0;
   for (i = 1; i <= m; i++) {
      sum += i;
   }
   printf ("...", n, sum);
}</pre>
```

### Load/Store Architectures:


- Read data from memory (put in registers)
- Manipulate it
- Store it back to memory

#### MIPS Assembly


```
main:
      addiu
              $sp,$sp,-48
              $31,44($sp)
       SW
              $fp,40($sp)
       SW
              $fp,$sp
       move
              $4,48($fp)
       SW
              $5,52($fp)
      SW
      la
              $2,n
      1w
              $2,0($2)
              $2,28($fp)
       SW
              $0,32($fp)
       SW
       1 i
              $2,1
              $2,24($fp)
      SW
 $L2:
      lw
              $2,24($fp)
      lw 
              $3,28($fp)
       slt
              $2,$3,$2
              $2,$0,$L3
       bne
```

■ Instructions that read from or write to memory...

## 1 Cycle Per Stage: the Biggest Lie (So Far)



## What's the problem?



**CPU** 

### Main Memory

- + big
- slow
- far away



# The Need for Speed


**CPU Pipeline** 





## The Need for Speed

### **CPU Pipeline**




#### Instruction speeds:


- add, sub, shift: 1 cycle
- mult: 3 cycles
- load/store: 100 cycles
   off-chip 50(-70)ns
   2(-3) GHz processor → 0.5 ns clock

## The Need for Speed

#### **CPU Pipeline**



What's the solution?




8

### Aside

 Go back to 04-state and look at how SRAM and DRAM are built.

### What's the solution?



What lucky data gets to go here?

10

## **Locality Locality**

If you ask for something, you're likely to ask for:


- the same thing again soon
  - → Temporal Locality
- something near that thing, soon
  - → Spatial Locality

```
total = 0;
for (i = 0; i < n; i++)
     total += a[i];
return total;</pre>
```





## Your life is full of Locality



**Last Called** 


**Speed Dial** 


**Favorites** 

**Contacts** 

Google/Facebook/email

# Your life is full of Locality






THE THEORY WHEN THE



# The Memory Hierarchy



## Some Terminology


#### Cache hit

- data is in the Cache
- t<sub>hit</sub>: time it takes to access the cache
- Hit rate (%hit): # cache hits / # cache accesses


#### Cache miss


- data is **not** in the Cache
- t<sub>miss</sub>: time it takes to get the data from below the \$
- Miss rate (%miss): # cache misses / # cache accesses

## The Memory Hierarchy



## Single Core Memory Hierarchy








Disk



## Multi-Core Memory Hierarchy





## Memory Hierarchy by the Numbers

CPU clock rates ~0.33ns - 2ns (3GHz-500MHz)

Memory technology	Transistor count*	Access time	Access time in cycles	\$ per GIB in 2012	Capacity
SRAM (on chip)	6-8 transistors	0.5-2.5 ns	1-3 cycles	\$4k	256 KB
SRAM (off chip)		1.5-30 ns	5-15 cycles	\$4k	32 MB
DRAM	1 transistor (needs refresh)	50-70 ns	150-200 cycles	\$10-\$20	8 GB
SSD (Flash)		5k-50k ns	Tens of thousands	\$0.75-\$1	512 GB
Disk		5M-20M ns	Millions	\$0.05- \$0.1	4 TB

<sup>\*</sup>Registers, D-Flip Flops: 10-100's of registers

## Basic Cache Design

### **Direct Mapped Caches**



#### **MEMORY**

16 Byte Memory

load  $1100 \rightarrow r1$ 

- Byte-addressable memory
- 4 address bits → 16 bytes total
- b addr bits → 2<sup>b</sup> bytes in memory

data	
Α	
В	
С	
D	
E	
F	
G	
Н	
J	
K	
L	
M	
N	
0	
Р	
Q	2
	A B C D E F G H J K L M N O P

## 4-Byte, Direct Mapped Cache

#### **CACHE**

ndex	index	data
XXX	00	А
	01	В
	10	С
	11	D
	·	

←Cache entry
= row
= (cache) line
= (cache) block
Block Size: 1 byte

#### MEMORY

data	
Α	
В	
С	
D	
E	
F	
G	
Н	
J	
K	
L	
M	
N	
0	
Р	
	A B C D E F G H J K L M N O

### **Direct mapped:**

- Each address maps to 1 cache block
- 4 entries  $\rightarrow$  2 index bits (2<sup>n</sup>  $\rightarrow$  n bits) 1

#### **Index with LSB:**

Supports spatial locality



## Analogy to a Spice Rack











**Spice Rack** (Cache)

index spice

**Spice Wall** (Memory)




Compared to your spice wall



- Faster
- More costly (per oz.)

## Analogy to a Spice Rack



Spice Wall (Memory)



- How do you know what's in the jar?
- Need labels

Tag = Ultra-minimalist label

# 4-Byte, Direct Mapped Cache

tag|index xxxx

#### **CACHE**

index	tag	data
00	00	А
01	00	В
10	00	С
11	00	D

Tag: minimalist label/address

address = tag + index

addr	data	
0000	Α	
0001	В	
0010	С	
0011	D	
0100	Е	
0101	F	
0110	G	
0111	Н	
1000	J	
1001	K	
1010	L	
1011	M	
1100	N	
1101	0	
1110	Р	
1111	Q	2

# 4-Byte, Direct Mapped Cache

#### **CACHE**

index	V	tag	data
00	0	00	X
01	0	00	X
10	0	00	X
11	0	00	X

One last tweak: valid bit

addr	data
0000	Α
0001	В
0010	С
0011	D
0100	E
0101	F
0110	G
0111	Н
1000	J
1001	К
1010	L
1011	M
1100	N
1101	0
1110	Р
1111	Q

# Simulation #1 of a 4-byte, DM Cache

# tag|index XXXX

#### **CACHE**

index	V	tag	data
00	0	11	X
01	0	11	X
10	0	11	X
11	0	11	Х

load 1100

• •


load 1100

Lookup:

- Index into \$
- Check tag
- Check valid bit

addr	data	
0000	Α	
0001	В	
0010	С	
0011	D	
0100	E	
0101	F	
0110	G	
0111	Н	
1000	J	
1001	K	
1010	L	
1011	M	
1100	N	
1101	0	
1110	Р	
1111	Q	27

# Block Diagram 4-entry, direct mapped Cache



# Simulation #2: 4-byte, DM Cache

#### **CACHE**

index	٧	tag	data
00	0	11	X
01	0	11	X
10	0	11	X
11	0	11	X

1100
1101
0100
1100

#### Lookup:

- Index into \$
- Check tag
- Check valid bit

addr	data	
0000	Α	
0001	В	
0010	С	
0011	D	
0100	E	
0101	F	
0110	G	
0111	Н	
1000	J	
1001	K	
1010	L	
1011	M	
1100	N	
1101	0	
1110	Р	
1111	Q	29







# Reducing Cold Misses by Increasing Block Size

**Leveraging Spatial Locality** 







## **Increasing Block Size**

#### **CACHE**

off	iset .			
XXXX	index	V	tag	data
	00	0	Х	A   B
	01	0	Х	C   D
	10	0	Х	E   F
	11	0	Х	G   H

- Block Size: 2 bytes
- Block Offset: least significant bits indicate where you live in the block
- Which bits are the index? tag?

addr	data	
0000	А	
0001	В	
0010	С	
0011	D	
0100	E	
0101	F	
0110	G	
0111	Н	
1000	J	
1001	К	
1010	L	
1011	М	
1100	N	
1101	0	
1110	Р	
1111	Q	3

## Simulation #3:

8-byte, DM Cache

**CACHE** 

tag offset inde

XXXX

dex	V	tag	data
00	0	Х	X   X
01	0	Х	X   X
10	0	Х	X   X
11	0	Х	X   X

load 1100 load 1101 load 0100

load 1100

Lookup:

- Index into \$
- Check tag
- Check valid bit

addr	data	
0000	Α	
0001	В	
0010	С	
0011	D	
0100	E	
0101	F	
0110	G	
0111	Н	
1000	J	
1001	K	
1010	L	
1011	M	
1100	N	
1101	0	
1110	Р	
1111	Q	3

# Removing Conflict Misses with Fully-Associative Caches



# Simulation #4: 8-byte, FA Cache

XXXX tag offset

#### **CACHE**

<b>V</b>	tag	data
0	XXX	X   X

V	tag	data
0	XXX	X   X

V	tag	data
0	XXX	X   X

٧	tag	data
0	XXX	X   X



load 1100
load 1101
load 0100
load 1100

#### Lookup:

- Index into \$
- Check tags
- Check valid bits

addr	data	
0000	Α	
0001	В	
0010	С	
0011	D	
0100	E	
0101	F	
0110	G	
0111	Н	
1000	J	
1001	K	
1010	L	
1011	M	
1100	N	
1101	0	
1110	Р	
1111	Q	34



## Pros and Cons of Full Associativity

- + No more conflicts!
- + Excellent utilization!

But either:

Parallel Reads

– lots of reading!

Serial Reads

lots of waiting



$$t_{avg} = t_{hit} + \frac{1}{miss} t_{miss}$$

$$= 4 + 5\% \times 100$$

$$= 6 + 3\% \times 100$$



## Pros & Cons

	<b>Direct Mapped</b>	<b>Fully Associative</b>
Tag Size	Smaller	Larger
SRAM Overhead	Less	More
Controller Logic	Less	More
Speed	Faster	Slower
Price	Less	More
Scalability	Very	Not Very
# of conflict misses	Lots	Zero
Hit Rate	Low	High
Pathological Cases	Common	?

# Reducing Conflict Misses with Set-Associative Caches

Not too conflict-y. Not too slow.

... Just Right!



# 8 byte, 2-way set associative Cache

# XXXX

## **CACHE**

index	V	tag	data
0	0	XX	E   F
1	0	XX	C   D

V	tag	data	
0	XX	N   O	
0	XX	P   Q	

What should the **offset** be?

What should the **index** be?

What should the tag be?

# **MEMORY**

addr	data
0000	Α
0001	В
0010	С
0011	D
0100	Е
0101	F
0110	G
0111	Н
1000	J
1001	К
1010	L
1011	M
1100	N
1101	0
1110	Р
1111	O

# 8 byte, 2-way set associative Cache

XXXX tag offset

# **CACHE**

index	V	tag	data
0	0	XX	X   X
1	0	XX	X   X

V	tag	data
0	XX	X   X
0	XX	X   X

load	1100	Miss
load	1101	
load	0100	
load	1100	

# Lookup:

- Index into \$
- Check tag
- Check valid bit

# **MEMORY**

addr	data	
0000	Α	
0001	В	
0010	С	
0011	D	
0100	E	
0101	F	
0110	G	
0111	Н	
1000	J	
1001	K	
1010	L	
1011	M	
1100	N	
1101	0	
1110	Р	
1111	Q	39

1111

# **Eviction Policies**

Which cache line should be evicted from the cache to make room for a new line?

- Direct-mapped: no choice, must evict line selected by index
- Associative caches
  - Random: select one of the lines at random
  - Round-Robin: similar to random
  - FIFO: replace oldest line
  - LRU: replace line that has not been used in the longest time

# Misses: the Three C's

Cold (compulsory) Miss:

never seen this address before




**Conflict Miss:** 

cache associativity is too low

**Capacity Miss:** 

cache is too small

# Miss Rate vs. Block Size






# **Block Size Tradeoffs**

- For a given total cache size,
  - Larger block sizes mean....
  - fewer lines
  - so fewer tags, less overhead
  - and fewer cold misses (within-block "prefetching")
- But also...
  - fewer blocks available (for scattered accesses!)
  - so more conflicts
  - can decrease performance if working set can't fit in \$
  - and larger miss penalty (time to fetch block)

# Miss Rate vs. Associativity




# **ABCs of Caches**



$$t_{avg} = t_{hit} + \%_{miss} * t_{miss}$$

- + Associativity:
  - **↓**conflict misses ©
  - **1** hit time ⊗
- + Block Size:
  - ↓cold misses ©
  - **1** conflict misses ⊗
- + Capacity:
  - **↓**capacity misses ©
  - **1** hit time ⊗

# Which caches get what properties?




Big

rate in mind


# Roadmap

- Things we have covered:
  - The Need for Speed
  - Locality to the Rescue!
  - Calculating average memory access time
  - Sign = 1
     Sign = 2
     Sign = 3
     Sign = 3<
  - Scharacteristics: Associativity, Block Size, Capacity
- Things we will now cover:
  - Cache Figures
  - Cache Performance Examples
  - Writes

# 2-Way Set Associative Cache (Reading)



# 3-Way Set Associative Cache (Reading)



# How Big is the Cache?



n bit index, m bit offset, N-way Set Associative Question: How big is cache?

Data only?

(what we usually mean when we ask "how big" is the cache)

• Data + overhead?



# Performance Calculation with \$ Hierarchy

# Parameters

$$t_{avg} = t_{hit} + \%_{miss} * t_{miss}$$

- Reference stream: all loads
- D\$:  $t_{hit} = 1 \text{ns}$ ,  $\%_{miss} = 5\%$
- L2:  $t_{hit}$  = 10ns,  $\%_{miss}$  = 20% (local miss rate)
- Main memory:  $t_{hit} = 50$ ns

# What is t<sub>avgDS</sub> without an L2?

- $-t_{\text{missDS}} =$
- $-t_{avgD\$} =$

# What is t<sub>avgD\$</sub> with an L2?

- $-t_{missD\$} =$
- $-t_{avgL2} =$
- $-t_{avgD\$} =$

# Performance Summary

# Average memory access time (AMAT) depends on:

- cache architecture and size
- Hit and miss rates
- Access times and miss penalty

# Cache design a very complex problem:

- Cache size, block size (aka line size)
- Number of ways of set-associativity (1, N,  $\infty$ )
- Eviction policy
- Number of levels of caching, parameters for each
- Separate I-cache from D-cache, or Unified cache
- Prefetching policies / instructions
- Write policy

# Takeaway

Direct Mapped → fast, but low hit rate

Fully Associative → higher hit cost, higher hit rate

Set Associative → middleground

Line size matters. Larger cache lines can increase performance due to prefetching. BUT, can also decrease performance is **working set** size cannot fit in cache.

Cache performance is measured by the average memory access time (AMAT), which depends cache architecture and size, but also the access time for hit, miss penalty, hit rate.

# What about Stores?

We want to write to the cache.

If the data is not in the cache?

Bring it in. (Write allocate policy)

Should we also update memory?

- Yes: write-through policy
- No: write-back policy

# Write-Through Cache

16 byte, byte-addressed memory

# Instructions:

LB 
$$$1 \leftarrow M[1]$$

LB 
$$$2 \leftarrow M[7]$$

SB 
$$\$2 \rightarrow M[0]$$

SB 
$$$1 \rightarrow M[5]$$

SB 
$$$1 \rightarrow M[5]$$

SB 
$$$1 \rightarrow M[10]$$

# 4 btye, fully-associative cache: Memory


2-byte blocks, write-allocate of

4 bit addresses:

3 bit tag, 1 bit offset

Iru V	tag	data
1 0		
0 0		

# **Register File**




# Cache


Misses:	0
Hits:	0

**Writes:** 

1	29
1 2 3	120
	123
4	71
5	150
6	162
7	173
_	




18




# Write-Through (REF 1)

# Instructions: LB \$1 $\leftarrow$ M[1] LB \$2 $\leftarrow$ M[7] SB \$2 $\rightarrow$ M[0] SB \$1 $\rightarrow$ M[5] LB \$2 $\leftarrow$ M[10] SB \$1 $\rightarrow$ M[5] SB \$1 $\rightarrow$ M[5] SB \$1 $\rightarrow$ M[5]

# **Register File**





# Cache

Misses:	0
Hits:	0
Reads:	0

Writes: 0

_	
0	78
1	29
2	120
3	123
4	71
5	150
6	162
7	173
8	18
9	21
10	33
11	28
12	19
13	200
14	210
<b>15</b>	225

Memory

# Summary: Write Through

Write-through policy with write allocate


- Cache miss: read entire block from memory
- Write: write only updated item to memory
- Eviction: no need to write to memory

# Next Goal: Write-Through vs. Write-Back

What if we DON'T to write stores immediately to memory?

- Keep the current copy in cache, and update memory when data is evicted (write-back policy)
- Write-back all evicted lines?
  - No, only written-to blocks

# Write-Back Meta-Data (Valid, Dirty Bits)



- V = 1 means the line has valid data
- D = 1 means the bytes are newer than main memory
- When allocating line:
  - Set V = 1, D = 0, fill in Tag and Data
- When writing line:
  - Set D = 1
- When evicting line:
  - If D = 0: just set V = 0
  - If D = 1: write-back Data, then set D = 0, V = 0

# Write-back Example

- Example: How does a write-back cache work?
- Assume write-allocate

# Handling Stores (Write-Back)

16 byte, byte-addressed memory

# Instructions:

LB  $$1 \leftarrow M[1]$ 

LB  $$2 \leftarrow M[7]$ 

SB  $$2 \rightarrow M[0]$ 

SB  $$1 \rightarrow M[5]$ 

LB \$2 ← M[10]

SB  $$1 \rightarrow M[5]$ 

SB  $$1 \rightarrow M[10]$ 

# 4 btye, fully-associative cache: Memory

2-byte blocks, write-allocate

4 bit addresses:

3 bit tag, 1 bit offset

lru	V	d	tag	data
1	0			
0	0			

# Cache

**Register File** 

Misses:

Hits:

Reads:

**Writes:** 

U	78
1	29
2	120
3	123

4	71
5	150
6	4.00

9	102
7	173
8	18

9	21
10	33

	5
11	28
<b>12</b>	19
<b>13</b>	200
14	210

**15** 

# Write-Back (REF 1)

# Instructions:

LB  $$1 \leftarrow M[1]$ 

LB  $$2 \leftarrow M[7]$ 


SB  $\$2 \rightarrow M[0]$ 

SB  $$1 \rightarrow M[5]$ 

LB \$2 ← M[ 10 ]

SB  $$1 \rightarrow M[5]$ 

SB  $$1 \rightarrow M[10]$ 



# **Register File**

\$0 \$1 \$2 \$3

# Cache

Misses: 0
Hits: 0
Reads: 0

Writes: (

# Memory

0	78
1	<b>2</b> 9
2	120
3	123
4	71
5	150
6	162
7	173
8	18
9	21
10	33
11	28
12	19
13	200

210

225

14

**15** 

# How Many Memory References?

# Write-back performance

- How many reads?
  - Each miss (read or write) reads a block from mem
  - -4 misses  $\rightarrow$  8 mem reads
- How many writes?
  - Some evictions write a block to mem
  - -1 dirty eviction  $\rightarrow$  2 mem writes
  - (+ 2 dirty evictions later  $\rightarrow$  +4 mem writes)



# Write-back vs. Write-through Example

Assume: large associative cache, 16-byte lines N 4-byte words

```
for (i=1; i<n; i++)
    A[0] += A[i];

for (i=0; i<n; i++)
    B[i] = A[i]</pre>
```

# So is write back just better?

Short Answer: Yes (fewer writes is a good thing) Long Answer: It's complicated.

- Evictions require entire line be written back to memory (vs. just the data that was written)
- Write-back can lead to incoherent caches on multi-core processors (later lecture)

# Cache Conscious Programming

```
// H = 6, W = 10
int A[H][W];
for(x=0; x < W; x++)
  for(y=0; y < H; y++)
     sum += A[y][x];
  1
                          YOUR
                                  CACHE
                          MIND
```

Every access a cache miss! (unless *entire* matrix fits in cache)

**MEMORY** 

# By the end of the cache lectures...

# MacBook Pro

Retina, Mid 2012

Processor 2.7 GHz Intel Core i7

Memory 16 GB 1600 MHz DDR3

Graphics NVIDIA GeForce GT 650M 1024 MB

Serial Number C02J70TTDKQ5

**Software** OS X 10.9.2 (13C64)

Model Name: MacBook Pro
Model Identifier: MacBookPro10,1
Processor Name: Intel Core i7
Processor Speed: 2.7 GHz

Number of Processors: 1 Total Number of Cores: 4

L2 Cache (per Core): 256 KB L3 Cache: 8 MB Memory: 16 GB

Boot ROM Version: MBP101.00EE.B02

SMC Version (system): 2.3f36

Serial Number (system): C02J70TTDKQ5

Hardware UUID: F588E08C-60BF-5B35-A087-07714C2B2D11

- 32 KB data + 32 KB instruction L1 cache (3 clocks) and 256 KB L2 cache (8 clocks) per core.
- Shared L3 cache includes the processor graphics (LGA 1155).
- 64-byte cache line size.




Figure 1. Schematic diagram of a Sandy Bridge processor.

# Summary

- Memory performance matters!
  - often more than CPU performance
  - ... because it is the bottleneck, and not improving much
  - ... because most programs move a LOT of data
- Design space is huge
  - Gambling against program behavior
  - Cuts across all layers:
     users → programs → os → hardware
- NEXT: Multi-core processors are complicated
  - Inconsistent views of memory
  - Extremely complex protocols, very hard to get right

# Have a great Spring Break!!