### **Finite State Machines**

Hakim Weatherspoon CS 3410


Computer Science Cornell University

The slides are the product of many rounds of teaching CS 3410 by Professors Weatherspoon, Bala, Bracy, and Sirer.

### **Stateful Components**

#### Combinationial logic

- Output computed directly from inputs
- System has no internal state
- Nothing depends on the past!



#### Need:

- To record data
- To build stateful circuits
- A state-holding device

Sequential Logic & Finite State Machines

#### **Finite State Machines**

#### An electronic machine which has

- external inputs
- externally visible outputs
- internal state

#### Output and next state depend on

- inputs
- current state

#### **Abstract Model of FSM**

#### Machine is

$$M = (S, I, O, \delta)$$

S: Finite set of states


*I*: Finite set of inputs

O: Finite set of outputs

 $\delta$ : State transition function


Next state depends on present input *and* present state


#### **Automata Model**



- inputs from external world
- outputs to external world
- internal state
- combinational logic

# **FSM Example**







Input: **up** or **down** 

Output: on or off

States: A, B, C, or D

FSM Example







Input: = up or = down

Output: = on or = off

States: = A, = B, = C, or = D






Input: **0**=up or **1**=down

Output: **1**=on or **0**=off

States: **00**=A, **01**=B, **10**=C, or **11**=D

### Mealy Machine


General Case: Mealy Machine



Outputs and next state depend on both current state and input


#### **Moore Machine**


Special Case: Moore Machine



Outputs depend only on current state

# Moore Machine FSM Example







Input: **up** or **down** 

Output: on or off

States: A, B, C, or D

# Mealy Machine FSM Example






Input: **up** or **down** 

Output: on or off

States: A, B, C, or D


#### Add two infinite input bit streams

streams are sent with least-significant-bit (lsb) first




#### Add two infinite input bit streams

• streams are sent with least-significant-bit (lsb) first




#### Add two infinite input bit streams

• streams are sent with least-significant-bit (lsb) first



#### Add two infinite input bit streams


• streams are sent with least-significant-bit (lsb) first



## iClicker Question

### Add two infinite input bit streams

• streams are sent with least-significant-bit (lsb) first




How many states are needed to represent FSM

- a) 0
- b) 1
- c) 2
- d) 3
- e) 4

# Strategy for Building an FSM


- (1) Draw a state diagram (e.g. Mealy Machine)
- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs
- (5) Draw the Circuit



2 states \_\_\_\_ and \_\_\_\_

Inputs: \_\_\_\_ and \_\_\_\_

Output: \_\_\_\_




Two states: S0 (no carry in), S1 (carry in)

Inputs: a and b

Output: z

- z is the sum of inputs a, b, and carry-in (one bit at a time)
- A carry-out *is* the next carry-in state.

• .




Two states: S0 (no carry in), S1 (carry in)

Inputs: a and b

Output: z

- z is the sum of inputs a, b, and carry-in (one bit at a time)
- A carry-out *is* the next carry-in state.
- Arcs labeled with input bits a and b, and output z



Two states: S0 (no carry in), S1 (carry in)


Inputs: a and b

...01111

Output: z

- z is the sum of inputs a, b, and carry-in (one bit at a time)
- A carry-out *is* the next carry-in state.
- Arcs labeled with input bits a and b, and output z (Mealy Machine)


## iClicker Question



Is this a Moore or Mealy Machine?

- a) Moore
- b) Mealy
- c) Cannot be determined


## iClicker Question



Is this a Moore or Mealy Machine?

- a) Moore
- b) Mealy
- c) Cannot be determined


### Serial Adder: State Table



а	b	Current state	Z	Next state

(2) Write down all input and state combinations


## Serial Adder: State Table



а	b	Current state	Z	Next state
0	0	S0	0	S0
0	1	S0 1 S0		S0
1	0	S0	1	S0
1	1	S0	0	S1
0	0	S1 1 S0		S0
0	1	S1 0 S		S1
1	0	S1 0 S1		S1
1	1	S1 1 S1		S1

(2) Write down all input and state combinations

### Serial Adder: State Assignment




а	b	S	Z	s'
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

(3) Encode states, inputs, and outputs as bits

Two states, so 1-bit is sufficient

A single flip-flop will encode the state

### Serial Adder: Circuit



а	b	S	Z	s'
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1


(4) Determine logic equations for next state and outputs

**Combinational Logic Equations** 

$$z = \overline{a}b\overline{s} + a\overline{b}s + \overline{a}bs + abs$$

$$s' = ab\overline{s} + \overline{a}bs + a\overline{b}s + abs$$

### Serial Adder: Circuit



а	b	S	Z	s'
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1


(4) Determine logic equations for next state and outputs

**Combinational Logic Equations** 

$$z = \overline{a}b\overline{s} + a\overline{b}s + \overline{a}bs + abs$$

$$s' = ab\overline{s} + \overline{a}bs + a\overline{b}s + abs$$

## **Sequential Logic Circuits**



$$z = \overline{a}b\overline{s} + a\overline{b}s + a\overline{b}s + abs$$
  
 $s' = ab\overline{s} + \overline{a}bs + a\overline{b}s + abs$ 

#### Strategy:

- (1) Draw a state diagram (e.g. Mealy Machine)
- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs

## Which statement(s) is true


- (A) In a Moore Machine output depends on both current state and input
- (B) In a Mealy Machine output depends on both current state and input
- (C) In a Mealy Machine output depends on next state and input
- (D) All the above are true
- (E) None are true

## Which statement(s) is true

- (A) In a Moore Machine output depends on both current state and input
- (B) In a Mealy Machine output depends on both current state and input
- (C) In a Mealy Machine output depends on next state and input
- (D) All the above are true
- (E) None are true

## Mealy Machine

General Case: Mealy Machine



Outputs and next state depend on both current state and input

#### **Moore Machine**

Special Case: Moore Machine

Current Comb.
Logic Output

Input Logic Next State

Outputs depend only on current state

## **Example: Digital Door Lock**



#### Digital Door Lock

#### Inputs:

- keycodes from keypad
- clock


#### **Outputs:**

- "unlock" signal
- display how many keys pressed so far

## **Door Lock: Inputs**

#### **Assumptions:**

- signals are synchronized to clock
- Password is B-A-B




K	Α	В	Meaning	
0	0	0	Ø (no key)	
1	1	0	'A' pressed	
1	0	1	'B' pressed	

### **Door Lock: Outputs**


#### **Assumptions:**

High pulse on U unlocks door




#### Strategy:


- (1) Draw a state diagram (e.g. Moore Machine)
- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs





(1) Draw a state diagram (e.g. Moore Machine)



(1) Draw a state diagram (e.g. Moore Machine)







	<del></del>		<u> </u>
$\phi$	Cur. State	Input	Next State
$\emptyset()$ $\emptyset($	Idle	Ø	Idle
(G1) <u>"A"</u>	Idle	"B"	G1
"1"	Idle	"A"	B1
"B" \else	G1	Ø	G1
	G1	"A"	G2
	G1	"B"	B2
Idle	G2	Ø	G2
\(\big ''0''\) \(\big \)	G2	"B"	G3
ø else else	G2	"A"	Idle
eise	G3	any	Idle
(B1 else) B2	B1	Ø	B1
"1"	B1	K	B2
	B2	Ø	B2
(2) 11/1	B2	K	Idle


**State Table Encoding** 

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	$D_3$	$D_2$	$D_1$	$D_0$	U
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
0	1	1	0	0	1	1	1
1	0	0	0	0	0	1	0
1	0	1	0	0	1	0	0

ר נ	State	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
D <sub>3</sub> [	Idle	0	0	0
	G1	0	0	1
	G2	0	1	0
	G3	0	1	1
	B1	1	0	0
(	B2	1	0	1

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	K	Α	В	S' <sub>2</sub>	S' <sub>1</sub>	S' <sub>0</sub>	
0	0	0	0	0	0	0	0	0	
0	0	0	1	0	1	0	0	1	
0	0	0	1	1	0	1	0	0	
0	0	1	0	0	0	0	0	1	
0	0	1	1	1	0	0	1	0	
0	0	1	1	0	1	1	0	1	
0	1	0	0	0	0	0	1	0	
0	1	0	1	0	1	0	1	1	
0	1	0	1	1	0	0	0	0	
0	1	1	Х	х	х	0	0	0	
1	0	0	0	0	0	1	0	0	
1	0	0	1	х	Х	1	0	1	
1	0	1	0	0	0	1	0	1	
1	0	1	1	Х	Х	0	0	0	

ts, and outputs as bits




(4) Determine logic equations for next state and outputs

	<u> </u>				<u>l Ca</u>				
	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	K	Α	В	S' <sub>2</sub>	<b>S'</b> <sub>1</sub>	S' <sub>0</sub>
	0	0	0	0	0	0	0	0	0
$\begin{array}{c c}  & \text{3bit} \\  & \text{Reg} \end{array}$	0	0	0	1	0	1	0	0	1
Reg	0	0	0	1	1	0	1	0	0
clk	0	0	1	0	0	0	0	0	1
	0	0	1	1	1	0	0	1	0
$S_{2-0}$	0	0	1	1	0	1	1	0	1
$\begin{array}{c} & & & & \\ & & & & \\ & & & & \\ & & \\ & & & \\ & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ &$	0	1	0	0	0	0	0	1	0
	0	1	0	1	0	1	0	1	1
$\rightarrow$ B	0	1	0	1	1	0	0	0	0
	0	1	1	Х	х	Х	0	0	0
	1	0	0	0	0	0	1	0	0
	1	0	0	1	х	Х	1	0	1
	1	0	1	0	0	0	1	0	1
	1	0	1	1	Х	Х	0	0	0

 $\mathsf{S_2'} = \overline{\mathsf{S_2S_1S_0}}\mathsf{K}\mathsf{A}\overline{\mathsf{B}} + \overline{\mathsf{S_2S_1}}\mathsf{S_0}\mathsf{K}\overline{\mathsf{A}}\mathsf{B} + \mathsf{S_2}\overline{\mathsf{S_1S_2}}\mathsf{K}\mathsf{A}\overline{\mathsf{B}} + \overline{\mathsf{S_2}}\mathsf{S_1}\mathsf{S_0}\mathsf{K} + \mathsf{S_2}\overline{\mathsf{S_1}}\mathsf{S_0}\overline{\mathsf{K}}\mathsf{A}\overline{\mathsf{B}}$ 


 $S_0' = ?$ 

 $S_{1}' = ?$ 



#### Strategy:

- (1) Draw a state diagram (e.g. Moore Machine)
- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs



#### Strategy:

- (1) Draw a state diagram (e.g. Moore Machine)
- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs

### Summary

We can now build interesting devices with sensors

Using combinational logic

We can also store data values

- Stateful circuit elements (D Flip Flops, Registers, ...)
- State Machines or Ad-Hoc Circuits