

# State

**Hakim Weatherspoon**

**CS 3410**

Computer Science

Cornell University

The slides are the product of many rounds of teaching CS 3410 by Professors Weatherspoon, Bala, Bracy, and Sirer.

# Announcements

Make sure you are

- Registered for class, can access CMS
- Have a Section you can go to.
- *Lab Sections are required.*
  - “Make up” lab sections **only Friday 11:40am or 1:25pm**
  - Bring laptop to Labs
- Project partners are required for projects starting w/  
project 2
  - Have project partner in same Lab Section, if possible
  - WICC hosting a partner finding event Feb 12 @ 6pm in 3<sup>rd</sup> floor lounge of Gates

# Announcements

Make sure to go to **your** Lab Section this week

Completed **Proj1** due ***before*** winter break, Friday, Feb 16th

Note, a Design Document is due when you submit Proj1 final circuit

Work **alone**

Work alone, **BUT** use your resources

- Lab Section, Piazza.com, Office Hours
- Class notes, book, Sections, CSUGLab

# Announcements

Check online syllabus/schedule

- <http://www.cs.cornell.edu/Courses/CS3410/2018sp/schedule>
- Slides and Reading for lectures
- Office Hours
- ***Pictures of all TAs***
- Project and Reading Assignments
- **Dates to keep in Mind**
  - Prelims: Thur Mar 15th and Thur May 3rd
  - ***Proj 1: Due next Friday, Feb 16th before Winter break***
  - Proj3: Due before Spring break
  - Final Project: May 15th

Schedule is subject to change

# Collaboration, Late, Re-grading Policies

## “White Board” Collaboration Policy

- Can discuss approach together on a “white board”
- Leave , watch a movie (e.g. Strange Things), and write up solution independently
- Do not copy solutions

## Late Policy

- Each person has a total of **four** “slip days”
- Max of **two** slip days for any individual assignment
- Slip days deducted first for *any* late assignment, cannot selectively apply slip days
- For projects, slip days are deducted from all partners
- 25% deducted per day late after slip days are exhausted

## Regrade policy

- Submit regrade within a week of receiving score

# Goals for Today

## State

- How do we store ***one*** bit?
- Attempts at storing (and changing) one bit
  - Set-Reset Latch
  - D Latch
  - D Flip-Flops
  - Master-Slave Flip-Flops
- Register: storing more than one bit, N-bits


## Basic Building Blocks

- Decoders and Encoders

# Goal

How do we store store ***one*** bit?


# First Attempt: Unstable Devices






# Second Attempt: Bistable Devices

- Stable and unstable equilibria?




A Simple Device

# Third Attempt: Set-Reset Latch



# Third Attempt: Set-Reset Latch





A	B	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

S	R	Q	$\bar{Q}$
0	0		
0	1		
1	0		
1	1		

Set-Reset (S-R) Latch

Stores a value Q and its complement

# Third Attempt: Set-Reset Latch



S	R	Q	$\bar{Q}$
0	0		
0	1		
1	0		
1	1		

Set-Reset (S-R) Latch

Stores a value Q and its complement



# Takeaway

Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.

# Next Goal

How do we avoid the forbidden state of S-R Latch?

# Fourth Attempt: (Unclocked) D Latch



Fill in the truth table?

D	Q	$\bar{Q}$
0		
1		

A	B	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

# Takeaway

Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.

(Unclocked) D Latch can store and change a bit like an SR Latch while avoiding the forbidden state.




# Next Goal

How do we coordinate state changes to a D Latch?

# Aside: Clocks

Clock helps coordinate state changes


- Usually generated by an oscillating crystal
- Fixed period
- Frequency =  $1/\text{period}$



# Clock Disciplines

## Level sensitive


- State changes when clock is high (or low)




## Edge triggered

- State changes at clock edge

positive edge-triggered




negative edge-triggered



# Clock Methodology

## Clock Methodology


- Negative edge, synchronous




Edge-Triggered → signals must be stable near falling edge  
“near” = before and after

$t_{\text{setup}}$   $t_{\text{hold}}$


## Round 2: D Latch (1)



- Inverter prevents SR Latch from entering 1,1 state




# Round 2: D Latch (1)



- Level sensitive
- Inverter prevents SR Latch from entering 1,1 state
- C enables changes


$C = 1$ , D Latch *transparent*:  
set/reset (according to D)

$C = 0$ , D Latch *opaque*:  
keep state (ignore D)



C	D	Q	$\bar{Q}$	
0	0			No Change
0	1			
1	0			Reset
1	1			Set

# Round 2: D Latch (1)




- Level sensitive
- Inverter prevents SR Latch from entering 1,1 state
- C enables changes

$C = 1$ , D Latch *transparent*:  
set/reset (according to D)

$C = 0$ , D Latch *opaque*:  
keep state (ignore D)

S	R	Q	$\bar{Q}$	
0	0	Q	$\bar{Q}$	hold
0	1	0	1	reset
1	0	1	0	set
1	1	forbidden		



C	D	Q	$\bar{Q}$	
0	0			No Change
0	1			
1	0			Reset
1	1			Set

# Round 2: D Latch (1)



Level Sensitive D Latch

Clock high:

set/reset (according to D)

Clock low:


keep state (ignore D)



clk	D	Q	$\bar{Q}$
0	0		
0	1		
1	0		
1	1		



## Round 3: D Flip-Flop




- Edge-Triggered
- Data captured when clock high
- Output changes only on falling edges

# Round 3: D Flip-Flop


Clock = 1: L1 *transparent*  
L2 *opaque*

When *CLK* rises ( $0 \rightarrow 1$ ),  
now *X* can change,  
*Q* does not change




Clock = 0: L1 *opaque*  
L2 *transparent*

When **CLK falls** ( $1 \rightarrow 0$ ),  
*Q* gets *X*, *X* cannot change




# Edge-Triggered D Flip-Flop

## D Flip-Flop



- Edge-Triggered
- Data captured when clock is high
- Output changes only on falling edges



# Takeaway

Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.

(Unclocked) D Latch can store and change a bit like an SR Latch while avoiding a forbidden state.

An Edge-Triggered D Flip-Flop (aka Master-Slave D Flip-Flop) stores one bit. The bit can be changed in a synchronized fashion on the edge of a clock signal.



# Next Goal

How do we store more than one bit,  $N$  bits?

# Registers

Register

- D flip-flops in parallel
- shared clock
- extra clocked inputs: write\_enable, reset, ...



# Takeaway


Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.

(Unclocked) D Latch can store and change a bit like an SR Latch while avoiding a forbidden state.

An Edge-Triggered D Flip-Flop (aka Master-Slave D Flip-Flop) stores one bit. The bit can be changed in a synchronized fashion on the edge of a clock signal.

An  $N$ -bit **register** stores  $N$ -bits. It is created with  $N$  D-Flip-Flops in parallel along with a shared clock.

# An Example: What will this circuit do?






# Decoder Example: 7-Segment LED

## 7-Segment LED

- photons emitted when electrons fall into holes



# Decoder Example: 7-Segment LED Decoder



3 inputs


- encode 0 – 7 in binary

7 outputs




- one for each LED

# 7 Segment LED Decoder Implementation


b2	b1	b0	d6	d5	d4	d3	d2	d1	d0
0	0	0							
0	0	1							
0	1	0							
0	1	1							
1	0	0							
1	0	1							
1	1	0							
1	1	1							



# Basic Building Blocks We have Seen




# Encoders



But can encode vote efficiently  
with binary encoding.


# Example Encoder Truth Table



A 3-bit  
encoder  
with 4 inputs  
for simplicity

a	b	c	d				
0	0	0	0				
1	0	0	0				
0	1	0	0				
0	0	1	0				
0	0	0	1				

# Basic Building Blocks Example: Voting



# Recap

We can now build interesting devices with sensors

- Using combinational logic

We can also store data values (aka Sequential Logic)

- In state-holding elements
- Coupled with clocks



# Summary

We can now build interesting devices with sensors

- Using combinational logic

We can also store data values

- Stateful circuit elements (D Flip Flops, Registers, ...)
- Clock to synchronize state changes