

MIPS Reference Sheet

31	26 25	21 20	16 15	11 10	6 5	0		
opcode	rs	rt	rd	shamt	funct		R-type	
opcode	rs	rt	immediate					I-type
opcode	target						J-type	

R[\$x] indicates the register with address x
 BMEM indicates a byte aligned access to memory
 HMEM indicates a half word aligned access to memory
 WMEM indicates a word aligned access to memory

Load and Store Instructions

	Name	Mnemonic	RTL Description
100000	Load Byte	LB rt,offset(rs)	$R[\$rt] = \text{SignEXT}(\text{BMEM}[(R[\$rs] + \text{SignEXT}(\text{imm})][31:0])])$
100001	Load Halfword	LH rt,offset(rs)	$R[\$rt] = \text{SignEXT}(\text{HMEM}[(R[\$rs] + \text{SignEXT}(\text{imm})][31:1])])$
100011	Load Word	LW rt,offset(rs)	$R[\$rt] = \text{WMEM}[(R[\$rs] + \text{SignEXT}(\text{imm})][31:2])]$
100100	Load Byte Unsigned	LBU rt,offset(rs)	$R[\$rt] = \text{ZeroEXT}(\text{BMEM}[(R[\$rs] + \text{SignEXT}(\text{imm})][31:0])])$
100101	Load Halfword Unsigned	LHU rt,offset(rs)	$R[\$rt] = \text{ZeroEXT}(\text{HMEM}[(R[\$rs] + \text{SignEXT}(\text{imm})][31:1])])$
101000	Store Byte	SB rt,offset(rs)	$\text{BMEM}[(R[\$rs] + \text{SignEXT}(\text{imm})][31:0])] = R[\$rt][7:0]$
101001	Store Halfword	SH rt,offset(rs)	$\text{HMEM}[(R[\$rs] + \text{SignEXT}(\text{imm})][31:1])] = R[\$rt][15:0]$
101011	Store Word	SW rt,offset(rs)	$\text{WMEM}[(R[\$rs] + \text{SignEXT}(\text{imm})][31:2])] = R[\$rt]$

R-Type Computational Instructions

	Name	Mnemonic	RTL Description
000000	Shift Left Logical	SLL rd, rt, shamt	$R[\$rd] = R[\$rt] \ll \text{shamt}$
000000	Shift Right Logical	SRL rd, rt, shamt	$R[\$rd] = R[\$rt] \gg \text{shamt}$
000000	Shift Right Arithmetic	SRA rd, rt, shamt	$R[\$rd] = R[\$rt] \ggg \text{shamt}$
000000	Add (with overflow)	ADD rd, rs, rt	$R[\$rd] = R[\$rs] + R[\$rt]$
000000	Add Unsig. (no overflow)	ADDU rd, rs, rt	$R[\$rd] = R[\$rs] + R[\$rt]$
000000	Subtract	SUB rd, rs, rt	$R[\$rd] = R[\$rs] - R[\$rt]$
000000	Subtract Unsigned	SUBU rd, rs, rt	$R[\$rd] = R[\$rs] - R[\$rt]$
000000	And	AND rd, rs, rt	$R[\$rd] = R[\$rs] \& R[\$rt]$
000000	Or	OR rd, rs, rt	$R[\$rd] = R[\$rs] R[\$rt]$
000000	Xor	XOR rd, rs, rt	$R[\$rd] = R[\$rs] \wedge R[\$rt]$
000000	Nor	NOR rd, rs, rt	$R[\$rd] = \sim R[\$rs] \& \sim R[\$rt]$
000000	Set Less Than	SLT rd, rs, rt	$R[\$rd] = R[\$rs] < R[\$rt]$
000000	Set Less Than Unsig.	SLTU rd, rs, rt	$R[\$rd] = R[\$rs] < R[\$rt]$

MIPS Reference Sheet

31	26 25	21 20	16 15	11 10	6 5	0
opcode	rs	rt	rd	shamt	funct	R-type
opcode	rs	rt	immediate			I-type
opcode	target					J-type

R[\$x] indicates the register with address x
 BMEM indicates a byte aligned access to memory
 HMEM indicates a half word aligned access to memory
 WMEM indicates a word aligned access to memory

I-Type Computational Instructions

opcode	rs	rt	rd	shamt	funct	Name
001001	src	dest	signed immediate			Add Imm. Unsigned
001010	src	dest	signed immediate			Set Less Than Imm.
001011	src	dest	signed immediate			Set Less Than Imm. Unsig.
001100	src	dest	zero-ext. immediate			And Immediate
001101	src	dest	zero-ext. immediate			Or Immediate
001110	src	dest	zero-ext. immediate			Xor Immediate
001111	00000	dest	zero-ext. immediate			Load Upper Imm.

Name	Mnemonic	RTL Description
Add Imm. Unsigned	ADDIU rt, rs, signed-imm.	$R[\$rt] = R[\$rs] + \text{SignEXT}(imm)$
Set Less Than Imm.	SLTI rt, rs, signed-imm.	$R[\$rt] = R[\$rs] < \text{SignEXT}(imm)$
Set Less Than Imm. Unsig.	SLTIU rt, rs, signed-imm.	$R[\$rt] = R[\$rs] < \text{SignEXT}(imm)$
And Immediate	ANDI rt, rs, zero-ext-imm.	$R[\$rt] = R[\$rs] \& \text{ZeroEXT}(imm)$
Or Immediate	ORI rt, rs, zero-ext-imm.	$R[\$rt] = R[\$rs] \text{ZeroEXT}(imm)$
Xor Immediate	XORI rt, rs, zero-ext-imm.	$R[\$rt] = R[\$rs] \wedge \text{ZeroEXT}(imm)$
Load Upper Imm.	LUI rt, zero-ext-imm.	$R[\$rt] = \{imm, 0x0000\}$

Jump and Branch Instructions

opcode	rs	rt	rd	shamt	funct	Name
000010	target					Jump
000011	target					Jump and Link
000000	src	00000	00000	00000	001000	Jump Register
000000	src	00000	dest	00000	001001	Jump and Link Register
000100	src1	src2	signed offset			Branch On Equal
000101	src1	src2	signed offset			Branch On Not Equal
000110	src	00000	signed offset			Branch On Less Than or Equal to Zero
000111	src	00000	signed offset			Branch on Greater than Zero
000001	src	00000	signed offset			Branch on Less Than Zero
000001	src	00001	signed offset			Branch on Greater than or Equal to Zero

Name	Mnemonic	RTL Description
Jump	J target	$PC = \{PC[31:28], target, 00\}$
Jump and Link	JAL target	$R[31] = PC + 8;$ $PC = \{PC[31:28], target, 00\}$ $PC = R[\$rs]$
Jump Register	JR rs	$PC = R[\$rs]$
Jump and Link Register	JALR rd, rs	$R[\$rd] = PC + 8;$ $PC = R[\$rs]$
Branch On Equal	BEQ rs, rt, offset	$PC = PC + 4 + (R[\$rs] == R[\$rt] ? \text{SignEXT}(imm) \ll 2 : 0)$
Branch On Not Equal	BNE rs, rt, offset	$PC = PC + 4 + (R[\$rs] != R[\$rt] ? \text{SignEXT}(imm) \ll 2 : 0)$
Branch On Less Than or Equal to Zero	BLEZ rs, offset	$PC = PC + 4 + (R[\$rs] \leq 0 ? \text{SignEXT}(imm) \ll 2 : 0)$
Branch on Greater than Zero	BGTZ rs, offset	$PC = PC + 4 + (R[\$rs] > 0 ? \text{SignEXT}(imm) \ll 2 : 0)$
Branch on Less Than Zero	BLTZ rs, offset	$PC = PC + 4 + (R[\$rs] < 0 ? \text{SignEXT}(imm) \ll 2 : 0)$
Branch on Greater than or Equal to Zero	BGEZ rs, offset	$PC = PC + 4 + (R[\$rs] \geq 0 ? \text{SignEXT}(imm) \ll 2 : 0)$

Pseudoinstruction Set

These are simple assembly language instructions that do not have a direct machine language equivalent. During assembly, the assembler translates each pseudoinstruction into one or more machine language instructions.

Name	Mnemonic	RTL Description
Branch Less Than	BLT rs, rt, label	$\text{if}(R[\$rs] < R[\$rt]) PC = \text{Label}$
Branch Greater Than	BGT rs, rt, label	$\text{if}(R[\$rs] > R[\$rt]) PC = \text{Label}$
Branch Less Than or Equal	BLE rs, rt, label	$\text{if}(R[\$rs] \leq R[\$rt]) PC = \text{Label}$
Branch Greater Than or Equal	BGE rs, rt, label	$\text{if}(R[\$rs] \geq R[\$rt]) PC = \text{Label}$
Load Immediate	li rd, immediate	$R[\$rd] = \text{immediate}$
Move	move rd, rs	$R[\$rd] = R[\$rs]$