# What Next? 

## Kevin Walsh <br> CS 3410, Spring 2010 <br> Computer Science Cornell University

* slides thanks to Kavita Bala \& many others

Final Project
Demo Sign-Up:

- Will be posted outside my office after lecture today.

10 time slots on Wednesday, May 19
24 time slots on Thursday, May 20
12 time slots on Friday, May 21
CMS submission due:

- Afternoon of Friday, May 21

Moore's Law introduced in 1965

- Number of transistors that can be integrated on a single die would double every 18 to 24 months (i.e., grow exponentially with time).
Amazingly visionary
- 2300 transistors, 1 MHz clock (Intel 4004) - 1971
- 16 Million transistors (Ultra Sparc III)
- 42 Million transistors, 2 GHz clock (Intel Xeon) - 2001
- 55 Million transistors, $3 \mathrm{GHz}, 130 \mathrm{~nm}$ technology, 250mm2 die (Intel Pentium 4) - 2004
- 290+ Million transistors, 3 GHz (Intel Core 2 Duo) 2007




## Projection

\& Clipping

Transform
\& Lighting


The dark ages (early-mid 1990's), when there were only frame buffers for normal PC's.

Some accelerators were no more than a simple chip that sped up linear interpolation along a single span, so increasing fill rate.

This is where pipelines start for PC commodity graphics, prior to Fall of 1999.

This part of the pipeline reaches the consumer level with the introduction of the NVIDIA GeForce256.

Hardware today is moving traditional application processing (surface generation, occlusion culling) into the graphics accelerator.


FIGURE A.2.1 Historical PC. VGA controller drives graphics display from framebuffer memory. Copyright © 2009 Elsevier, Inc. All rights reserved.


## One-pixel polygons (~10M polygons @ 30Hz)





FIGURE A.3.1 Direct3D 10 graphics pipeline. Each logical pipeline stage maps to GPU hardware or to a GPU processor.
Programmable shader stages are blue, fixed-function blocks are white, and memory objects are grey. Each stage processes a vertex, geometric primitive, or pixel in a streaming dataflow fashion. Copyright © 2009 Elsevier, Inc. All rights reserved.

## Pipelined and parallel

## Very, very parallel: 128 to 1000 cores



FIGURE A.2.5 Basic unified GPU architecture. Example GPU with 112 streaming processor (SP) cores organized in 14 streaming multiprocessors (SMs); the cores are highly multithreaded. It has the basic Tesla architecture of an NVIDIA GeForce 8800. The processors connect with four 64-bit-wide DRAM partitions via an interconnection network. Each SM has eight SP cores, two special function units (SFUs), instruction and constant caches, a multithreaded instruction unit, and a shared memory. Copyright © 2009 Elsevier, Inc. All rights reserved.

## Can we use these for general computation?

## Scientific Computing

- MATLAB codes

Convex hulls
Molecular Dynamics
Etc.

NVIDIA's answer:
Compute Unified Device Architecture (CUDA)

- MATLAB/Fortran/etc. $\rightarrow$ "C for CUDA" $\rightarrow$ GPU Codes


## AMD's Answer: Hybrid CPU/GPU



Cell Broadband Engine Processor

## IBM/Sony/Toshiba

## Sony Playstation 3

## PPE

SPEs (synergestic)


Must exploit parallelism for performance

- Lots of parallelism in graphics applications
- Lots of parallelism in scientific computing

SIMD: single instruction, multiple data

- Perform same operation in parallel on many data items
- Data parallelism

MIMD: multiple instruction, multiple data

- Run separate programs in parallel (on different data)
- Task parallelism


## Where is the Market?



## Where is the Market?



## Where is the Market?




## Smart Dust....



## Smart Cards...

## carte d'assurance maladie ह雨 vitale <br> Euse us ppota000 <br> $\downarrow$ <br> 1. $288888088 \quad 08888$ <br> NunNINNNNNN <br> в8ввввввв



## Cryptography and security...



IBM 4758
Secure Cryptoprocessor
IBM 4758
Secure Cryptoprocessor
TPM 1.2


Smart Dust
\& Sensor Networks


How useful is this class, in all seriousness, for a computer scientist going into software engineering, meaning not low-level stuff?

How much of computer architecture do software engineers actually have to deal with?

What are the most important aspects of computer architecture that a software engineer should keep in mind while programming?

These days, programs run on hardware...
... more than ever before

Google Chrome
$\rightarrow$ Operating Systems
$\rightarrow$ Multi-Core \& Hyper-Threading
$\rightarrow$ Datapath Pipelines, Caches, MMUs, I/O \& DMA
$\rightarrow$ Busses, Logic, \& State machines
$\rightarrow$ Gates
$\rightarrow$ Transistors
$\rightarrow$ Silicon
$\rightarrow$ Electrons

CS 3110: Better concurrent programming

CS 4410: The Operating System!

CS 4450: Networking

CS 4620: Graphics

CS-4821: Quantum Computing
And many more...

## Thank you!

If you want to make an apple pie from scratch, you must first create the universe.

\author{

- Carl Sagan
}

