Caches 2

Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University

P & H Chapter 5.2 (writes), 5.3, 5.5

Direct Mapped

+ Smaller

+ Less

+ Less

+ Faster

+ Less

+ Very

– Lots

-Low

– Common

Tag Size SRAM Overhead **Controller Logic** Speed Price **Scalability** # of conflict misses Hit rate Pathological Cases?

Fully Associative

Larger –

More –

More –

Slower –

More –

Not Very –


Zero + High +

?

Set Associative Caches

Set Associative Cache

- Each block number mapped to a single cache line set index
- Within the set, block can go in any line



seto	0x000000	
	0x000004	
. 1	0x000008	
Set 1	0x00000c	
4	Ox000010	
Seto	0x000014	
-	0 x000018	
Set	0x00001c	
	0x000020	
set 9	0x000024	
	0x00002c	
٠	0x000030	
1	/0x000034	
(0x000038	
- (0x00003c	
/	0x000040	
	0x000044	
	0x000048	
	0x00004c	4


Set Associative Cache

Like direct mapped cache


Only need to check a few lines for each access...
 so: fast, scalable, low overhead


Like a fully associative cache

Several places each block can go...
 so: fewer conflict misses, higher hit rate



Using **byte addresses** in this example! Addr Bus = 5 bits





To Do:


- Evicting cache lines
- Picking cache parameters
- Writing using the cache

Q: Which line should we evict to make room? For direct-mapped?

- A: no choice, must evict the indexed line For associative caches?
- FIFO: oldest line (timestamp per line) LRU: least recently used (ts per line)
- LFU: (need a counter per line)
- MRU: most recently used (?!) (ts per line)
- RR: round-robin (need a finger per set)
- RAND: random (free!)
 - Belady's: optimal (need time travel)


Cache Parameters

direct mapped, 2-way, 8-way, fully associative



Need to determine parameters:


- Cache size
- Block size (aka line size)
- Number of ways of set-associativity (1, N, ∞)
- Eviction policy
- Number of levels of caching, parameters for each
- Separate cache from D-cache, or Unified cache
- Prefetching policies / instructions
- Write policy



Dual 32K L1 Instruction caches


- 8-way set associative
- 64 sets $\overline{}$
- 64 byte line size •
- Dual 32K L1 Data caches
 - Same as above
- Single 6M L2 Unified cache
 - 24-way set associative (!!!)
 - 4096 sets
 - 64 byte line size
- **4GB** Main memory **1TB Disk**

Dual-core 3.16GHz Intel (purchased in 2009)



Q: How to decide block size?A: Try it and seeBut: depends on cache size, workload, associativity, ...

Experimental approach!



For a given total cache size,


larger block sizes mean....

- fewer lines
- so fewer tags (and smaller tags for associative caches)
- so less overhead
- and fewer cold misses (within-block "prefetching")

But also ...

- fewer blocks available (for scattered accesses!)
- so more conflicts
- and larger miss penalty (time to fetch block)

Writing with Caches



If data is already in the cache...

No-Write


writes invalidate the cache and go directly to memory

Write-Through

• writes go to main memory and cache

Write-Back

- CPU writes only to cache
- cache writes to main memory later (when block is evicted)



If data is not in the cache...

Write-Allocate

• allocate a cache line for new data (and maybe write-through)

No-Write-Allocate

• ignore cache, just go to main memory

A Simple 2-Way Set Associative Cache

Using **byte addresses** in this example! Addr Bus = 5 bits

Direct Mapped Cache Memory Processor + Write-through 101 lb \$1 ← M[1] 103 + Write-allocate lb \$2 ← M[7] 23 107 sb $\$2 \rightarrow M[0]$ 109 sb $\$1 \rightarrow M[5]$ 113 5 12% Ib $$2 \leftarrow M[9]$ 6 7 131 sb $\$1 \rightarrow M[5]$ data V tag 137 sb $\$1 \rightarrow M[0]$ 8 139 9 149 10 151 \$1 11 157 \$2 12 163 13 167 \$3 14 173 \$4 Hits: Misses: 15 179 16 181

Write-through performance

Each miss (read or write) reads a block from mem

• 5 misses \rightarrow 10 mem reads

Each store writes an item to mem

- 4 mem writes
- Evictions don't need to write to mem
 - no need for dirty bit

Using **byte addresses** in this example! Addr Bus = 5 bits

Processor	Direct Mapped Cache	Memory		
lb \$1 ← M[1]	+ Write-back	0 101		
	+ Write-allocate	1 103		
lb \$2 ← M[7]		2 107		
sb \$2 → M[0]		3 109		
sb $1 \rightarrow M[5]$		4 113		
lb \$2 ← M[9]		5 127		
sb $$1 \rightarrow M[5]$		6 131		
	V D tag data	7 137		
sb $1 \rightarrow M[0]$		8 139		
		9 149		
\$1		10 151		
		11 157		
\$2		12 163		
\$3		13 167		
		14 173		
\$4	Hits: Misses:	15 179		
		16 181		

Write-back performance

Each miss (read or write) reads a block from mem

• 5 misses \rightarrow 10 mem reads

Some evictions write a block to mem

- 1 dirty eviction \rightarrow 2 mem writes
- (+ 2 dirty evictions later \rightarrow +4 mem writes)
- need a dirty bit

V	D	Tag	Byte 1	Byte 2	Byte N
ŀ	(X	

- V = 1 means the line has valid data
- D = 1 means the bytes are newer than main memoryWhen allocating line:
 - Set V = 1, D = 0, fill in Tag and Data

When writing line:

• Set D = 1

When evicting line:

- If D = 0: just set V = 0
- If D = 1: write-back Data, then set D = 0, V = 0

for (i=0; i<n; i++)
 B[i] = A[i]</pre>

Performance: Write-back versus Write-through Assume: large associative cache, 16-byte lines for (i=1; i<n; i++)</pre> A[0] += A[i]; for (i=0; i<n; i++)</pre> B[i] = A[i]wite T t WX

- Q: Hit time: write-through vs. write-back?
- A: Write-through slower on writes.
- Q: Miss penalty: write-through vs. write-back?
- A: Write-back slower on evictions.

Q: Writes to main memory are **slow!**

- A: Use a write-back buffer
 - A small queue holding dirty lines
 - Add to end upon eviction
 - Remove from front upon completion
- Q: What does it help?
- A: short bursts of writes (but not sustained writes)
- A: fast eviction reduces miss penalty

Q: Writes to main memory are **slow!**

- A: Use a write-back buffer
 - A small queue holding dirty lines
 - Add to end upon eviction
 - Remove from front upon completion
- Q: What does it help?
- A: short bursts of writes (but not sustained writes)
- A: fast eviction reduces miss penalty

Write-through is slower

• But simpler (memory always consistent)

Write-back is almost always faster


- write-back buffer hides large eviction cost
- But what about multiple cores with separate caches but sharing memory?

Write-back requires a cache coherency protocol

- Inconsistent views of memory
- Need to "snoop" in each other's caches
- Extremely complex protocols, very hard to get right

Q: Multiple readers and writers?

A: Potentially inconsistent views of memory



Cache coherency protocol

- May need to snoop on other CPU's cache activity
- Invalidate cache line when other CPU writes
- Flush write-back caches before other CPU reads
- Or the reverse: Before writing/reading...
- Extremely complex protocols, very hard to get right

Cache Conscious Programming

// H = 12, W = 10 int A[H][W];

1	11	21							
		2	12	22					
				3	13	23			
						4	14	24	
								5	15
25									
6	16	26							
		7	17						
				8	18				
						9	19		
								10	20

Every access is a cache miss! (unless *entire* matrix can fit in cache) // H = 12, W = 10
int A[H][W];

for(y=0; y < H; y++)
for(x=0; x < W; x++)
sum += A[y][x];</pre>

Block size = $4 \rightarrow 75\%$ hit rate Block size = $8 \rightarrow 87.5\%$ hit rate Block size = $16 \rightarrow 93.75\%$ hit rate And you can easily prefetch to warm the cache.

1	2	3	4	5	6	7	8	9	10
11	12	13							

Caching assumptions

- small working set: 90/10 rule
- can predict future: spatial & temporal locality

Benefits

(big & fast) built from (big & slow) + (small & fast)

Tradeoffs:

associativity, line size, hit cost, miss penalty, hit rate

Memory performance matters!

- often more than CPU performance
- ... because it is the bottleneck, and not improving much
- ... because most programs move a LOT of data

Design space is huge

- Gambling against program behavior
- Cuts across all layers:
 users → programs → os → hardware

Multi-core / Multi-Processor is complicated

- Inconsistent views of memory
- Extremely complex protocols, very hard to get right