


# A Processor

Kevin Walsh  
CS 3410, Spring 2010  
Computer Science  
Cornell University

See: P&H Chapter 2.16-20, 4.1-3

# Let's build a MIPS CPU

- ...but using Harvard architecture



# High Level Language

```
for (i = 0; i < 10; i++)  
    printf("go cucs");
```

- C, Java, Python, Ruby, ...
- Loops, control flow, variables



```
main: addi r2, r0, 10  
      addi r1, r0, 0  
loop: slt r3, r1, r2  
      ...
```

# Assembly Language

- No symbols (except labels)
- One operation per statement



```
00100000000000110000000000000011  
00100000000010100000000000000000  
000100010001010000000000000011
```

# Machine Langauge

- Binary-encoded assembly
- Labels become addresses

## Arithmetic

- add, subtract, shift left, shift right, multiply, divide

## Memory

- load value from memory to a register
- store value to memory from a register

## Control flow

- unconditional jumps
- conditional jumps (branches)
- jump and link (subroutine call)

Many other instructions are possible

- vector add/sub/mul/div, string operations
- manipulate coprocessor
- I/O

# MIPS = Reduced Instruction Set Computer (RISC)


- $\approx 200$  instructions, 32 bits each, 3 formats
  - mostly orthogonal
- all operands in registers
  - almost all are 32 bits each, can be used interchangeably
- $\approx 1$  addressing mode:  $\text{Mem}[\text{reg} + \text{imm}]$

# x86 = Complex Instruction Set Computer (CISC)

- $> 1000$  instructions, 1 to 15 bytes each
- operands in special registers, general purpose registers, memory, on stack, ...
  - can be 1, 2, 4, 8 bytes, signed or unsigned
- 10s of addressing modes
  - e.g.  $\text{Mem}[\text{segment} + \text{reg} + \text{reg} * \text{scale} + \text{offset}]$


# MIPS register file

- 32 registers, 32-bits each (with r0 wired to zero)
- Write port indexed via RW
  - Writes occur on falling edge but only if WE is high
- Read ports indexed via RA, RB



# MIPS Memory

- Up to 32-bit address
- 32-bit data  
(but byte addressed)
- Enable + 2 bit memory control
  - 00: read word (4 byte aligned)
  - 01: write byte
  - 10: write halfword (2 byte aligned)
  - 11: write word (4 byte aligned)




# Basic CPU execution loop

1. fetch one instruction
2. increment PC
3. decode
4. execute

# Instruction Fetch Circuit

- Fetch instruction from memory
- Calculate address of next instruction
- Repeat



**00000001000001100010000000100110**

**op**

**rs**

**rt**

**rd**

-

**func**

R-Type

6 bits

5 bits


5 bits

5 bits

5 bits

6 bits

<b>op</b>	<b>func</b>	<b>mnemonic</b>	<b>description</b>
0x0	0x21	ADDU rd, rs, rt	$R[rd] = R[rs] + R[rt]$
0x0	0x23	SUBU rd, rs, rt	$R[rd] = R[rs] - R[rt]$
0x0	0x25	OR rd, rs, rt	$R[rd] = R[rs] \mid R[rt]$
0x0	0x26	XOR rd, rs, rt	$R[rd] = R[rs] \oplus R[rt]$
0x0	0x27	NOR rd, rs rt	$R[rd] = \sim ( R[rs] \mid R[rt] )$



$r4 = (r1 + r2) \mid r3$ 

ADDU rd, rs, rt

 $r8 = 4 * r3 + r4 - 1$ 

SUBU rd, rs, rt

OR rd, rs, rt


XOR rd, rs, rt

NOR rd, rs rt

 $r9 = 9$

Instruction fetch + decode + ALU

= Babbage's engine + speed + reliability – hand crank



**0000000000000100010000011000011**




R-Type

6 bits    5 bits    5 bits    5 bits    5 bits    6 bits

<b>op</b>	<b>func</b>	<b>mnemonic</b>	<b>description</b>
0x0	0x0	SLL rd, rs, shamt	$R[rd] = R[rt] \ll shamt$
0x0	0x2	SRL rd, rs, shamt	$R[rd] = R[rt] \ggg shamt$ (zero ext.)
0x0	0x3	SRA rd, rs, shamt	$R[rd] = R[rs] \gg shamt$ (sign ext.)

ex: r5 = r3 \* 8



**001001001010010100000000000000101**

**op**

**rs**

**rd**

**immediate**

6 bits

5 bits

5 bits

16 bits


**I-Type**

<b>op</b>	<b>mnemonic</b>	<b>description</b>
0x9	ADDIU rd, rs, imm	$R[rd] = R[rs] + \text{sign\_extend}(imm)$
0xc	ANDI rd, rs, imm	$R[rd] = R[rs] \& \text{zero\_extend}(imm)$
0xd	ORI rd, rs, imm	$R[rd] = R[rs]   \text{zero\_extend}(imm)$

ex: r5 += 5

ex: r9 = -1

ex: r9 = 65535



**001111000000010100000000000000101**

| | | | |

**op**

-

**rd**

**immediate**

6 bits

5 bits


5 bits

16 bits

I-Type

<b>op</b>	<b>mnemonic</b>	<b>description</b>
0xF	LUI rd, imm	$R[rd] = imm \ll 16$

ex: r5 = 0xdeadbeef



## Arithmetic/Logical

- R-type: result and two source registers, shift amount
- I-type: 16-bit immediate with sign/zero extension

## Memory Access

- load/store between registers and memory
- word, half-word and byte operations

## Control flow

- conditional branches: pc-relative addresses
- jumps: fixed offsets, register absolute

**10100100101000100000000000000010**

**op**

6 bits

**rs**

5 bits

**rd**

5 bits

**offset**


16 bits

I-Type

base + offset  
addressing

<b>op</b>	<b>mnemonic</b>	<b>description</b>
0x20	LB rd, offset(rs)	$R[rd] = \text{sign\_ext}(\text{Mem}[offset+R[rs]])$
0x24	LBU rd, offset(rs)	$R[rd] = \text{zero\_ext}(\text{Mem}[offset+R[rs]])$
0x21	LH rd, offset(rs)	$R[rd] = \text{sign\_ext}(\text{Mem}[offset+R[rs]])$
0x25	LHU rd, offset(rs)	$R[rd] = \text{zero\_ext}(\text{Mem}[offset+R[rs]])$
0x23	LW rd, offset(rs)	$R[rd] = \text{Mem}[offset+R[rs]]$
0x28	SB rd, offset(rs)	$\text{Mem}[offset+R[rs]] = R[rd]$
0x29	SH rd, offset(rs)	$\text{Mem}[offset+R[rs]] = R[rd]$
0x2b	SW rd, offset(rs)	$\text{Mem}[offset+R[rs]] = R[rd]$

signed  
offsets



```
int h, A[];  
A[12] = h + A[8];
```

## Examples:

# r5 contains 0xDEADBEEF

sb r5, 2(r0)

lb r6, 2(r0)

sw r5, 8(r0)


lb r7, 8(r0)

lb r8, 11(r0)


	0x00000000
	0x00000001
	0x00000002
	0x00000003
	0x00000004
	0x00000005
	0x00000006
	0x00000007
	0x00000008
	0x00000009
	0x0000000a
	0x0000000b
...	
	0xffffffff

Endianness: Ordering of bytes within a memory word

Little Endian = least significant part first (MIPS, x86)



Big Endian = most significant part first (MIPS, networks)



**0000101010000100100001100000011**

**op**

6 bits

**immediate**

26 bits

**J-Type**


<b>op</b>	<b>mnemonic</b>	<b>description</b>
0x2	J target	$PC = (PC+4)_{32..29} \parallel \text{target} \parallel 00$

## Absolute addressing for jumps

- Jump from 0x30000000 to 0x20000000? **NO**      Reverse? **NO**
  - But: Jumps from 0x2FFFFFFF to 0x3xxxxxxxx are possible, but not reverse
- Trade-off: out-of-region jumps vs. 32-bit instruction encoding

## MIPS Quirk:

- jump targets computed using *already incremented* PC




00000000011000000000000000000000001000

op      rs      -      -      -      func  
6 bits    5 bits    5 bits    5 bits    5 bits    6 bits

R-Type

op	func	mnemonic	description
0x0	0x08	JR rs	PC = R[rs]



jump to 0xabcd1234

jump to 0xabcd1234

```
# assume 0 <= r3 <= 1
if (r3 == 0) jump to 0xdecafe0
else jump to 0xabcd1234
```

jump to 0xabcd1234

```
# assume 0 <= r3 <= 1
if (r3 == 0) jump to 0xdecafe0
else jump to 0xabcd1234
```

**00010000101000100000000000000011**

**op**

6 bits

**rs**

5 bits

**rd**

5 bits

**offset**


16 bits

I-Type

signed  
offsets


<b>op</b>	<b>mnemonic</b>	<b>description</b>
0x4	BEQ rs, rd, offset	if $R[rs] == R[rd]$ then $PC = PC + 4 + (offset \ll 2)$
0x5	BNE rs, rd, offset	if $R[rs] != R[rd]$ then $PC = PC + 4 + (offset \ll 2)$

```
if (i == j) { i = i * 4; }  
else { j = i - j; }
```



Could have used ALU for branch add

Could have used ALU for branch cmp



Could have used ALU for branch add

Could have used ALU for branch cmp

**00000100101000010000000000000010**

op      rs      subop

6 bits    5 bits    5 bits


offset

16 bits

almost I-Type

signed  
offsets

op	subop	mnemonic	description
0x1	0x0	BLTZ rs, offset	if $R[rs] < 0$ then $PC = PC + 4 + (offset \ll 2)$
0x1	0x1	BGEZ rs, offset	if $R[rs] \geq 0$ then $PC = PC + 4 + (offset \ll 2)$
0x6	0x0	BLEZ rs, offset	if $R[rs] \leq 0$ then $PC = PC + 4 + (offset \ll 2)$
0x7	0x0	BGTZ rs, offset	if $R[rs] > 0$ then $PC = PC + 4 + (offset \ll 2)$



Could have used ALU for branch cmp

00001100000001001000011000000010

op


6 bits

immediate

26 bits

J-Type

op	mnemonic	description
0x3	JAL target	$r31 = PC+8$ $PC = (PC+4)_{32..29}    \text{target}    00$



Could have used ALU for link add