Lec 3: State and Finite State Machines

Kavita Bala CS 3410, Fall 2008

Computer Science Cornell University

Announcements


- Class newsgroup created
- Use it for partner finding
- First assignment is to find partners
 - Due this Friday
- Sections are on this week
- HW 1 out tomorrow
 - Work alone

Stateful Components

- Until now is combinatorial logic
 - Output is computed when inputs are present
 - System has no internal state
 - Nothing computed in the present can depend on what happened in the past!
- Need a way to record data
- Need a way to build stateful circuits
- Need a state-holding device


© Kavita Bala, Computer Science, Cornell University


Bistable Devices



A Simple Device


• In stable state, $\bar{A} = B$





How do we change the state?

SR Latch





S	R	Q	IQ
0	0	Q	lQ
0	1	0	1
1	0	1	0
1	1	?	?

- Set-Reset (S-R) Latch
- Q: Stored value and its complement
- S=1 and R=1?

© Kavita Bala, Computer Science, Cornell University

D Latch






- Data Latch
 - Easier to use than an SR latch
 - No possibility of entering an undefined state
- When D changes, Q changes
 - ... immediately (after a delay of 2 Ors and 2 NOTs)
- Need to control when the output changes

Clocks


- Clocks help with modifying the contents of stateholding elements
- A free running signal
 - Generated by an oscillating crystal
- Clock signal has a fixed cycle time : cycle period
- Clock frequency = 1/cycle time





Edge-triggering


- Can design circuits to change on the rising or falling edge
- Trigger on rising edge = positive edge-triggered
- Trigger on falling edge = negative edge-triggered
- Inputs must be stable just before the triggering edge




















Summary

- We can now build interesting devices with sensors
 - Using combinatorial logic
- We can also store data values
 - In state-holding elements
 - Coupled with clocks

Finite State Machines

Finite State Machines

- An electronic machine which has
 - external inputs
 - externally visible outputs
 - internal state
- Output and next state depend on
 - inputs
 - current state

Abstract Model of FSM


Machine is


$$M = (S, I, O, \delta)$$


- S: Finite set of states
- *I*: Finite set of inputs
- O: Finite set of outputs
- δ : State transition function
- Next state depends on present input and present state

© Kavita Bala, Computer Science, Cornell University

Primitive State Diagram








Designing a FSM

- Draw a state diagram
- Write down state transition table
- Assign numbers to states
- Determine logic equations for all flip-flops and outputs


© Kavita Bala, Computer Science, Cornell University

A Simple Example





7-segment LED




-h = <0011101>

Outputs: Just one

- -e = <01111110>
- -I = <0010110>
- -o = <1110111>

HELLObox: State Diagram



- Determine the transitions
 - label all edges (transitions) with the inputs that cause them, unlabeled edges are unconditional transitions
 - show start state

© Kavita Bala, Computer Science, Cornell University

HELLObox: State Table

- Build state table
 - rote encoding of the state diagram

Current State	Next State	Output
S0	S1	0011101
S1	S2	0111110
S2	S3	0010110
S3	S4	0010110
S4	S0	1110111

HELLObox: State Assignment 1

- Assign bit patterns to states
 - Try to make resulting device simple
 - One option is shown
- Determine logic equations for
 - every bit of output
 - next state
 - for every flip-flop and 100 0 output

 © Kavita Bala, Computer Science, Cornell University

Current	Next	Output
State	State	
000	001	0011101
001	010	0111110
010	011	0010110
011	100	0010110
100	000	1110111

• 10 bits of information (7 outputs + 3 bits of next state) are computed by the combinatorial circuit

• All 10 bits have nontrivial logic equations

HELLObox: State Assignment 2

- Assign bit patterns to states to make the resulting device simple
- Current Next Output State State 00111010 0011101 01111100 01111100 00101100 0111110 00101100 00101101 0010110 00101101 11101110 0010110 1110111 11101110 00111010
- Here, we use far more bits than necessary
 - to simplify the combinatorial circuit

