









































































































]	Processor	-Back (REF	Memory
	Ld $R1 \leftarrow M[1]$ Ld $R2 \leftarrow M[7]$ St $R2 \rightarrow M[0]$ St $R1 \rightarrow M[5]$ Ld $R2 \leftarrow M[10]$ St $R1 \rightarrow M[5]$ St $R1 \rightarrow M[5]$ St $R1 \rightarrow M[10]$ St $R1 \rightarrow M[10]$	V d tag data 1 5 29 28 E 1 1 3 71 29	$\begin{array}{c} 0 & 78 \\ 1 & 29 \\ 2 & 120 \\ 3 & 123 \\ 4 & 71 \\ 5 & 150 \\ 6 & 162 \\ 7 & 173 \\ 8 & 18 \\ 9 & 21 \\ 10 & 33 \end{array}$
	R0 R1 29 R2 33 R3	Misses: 3 Hits: 4	$ \begin{array}{r} 11 & 28 \\ 12 & 19 \\ 13 & 200 \\ 14 & 210 \\ 15 & 225 \\ \end{array} $







