CS 316: Memory and Caches

Kavita Bala Fall 2007

Computer Science Cornell University

Announcements

- Prelim graded
 - Average: 69.8
 - Standard Deviation: 16
 - Handed out after class
 - Discussed in recitation
- HW 2 is out
- Caches and Memory: Chapter 7 (H & P)

Memory So Far

Big array of storage with more complex indexing than registers

- Addressing modes help us access memory
- A[i]; use base (i) + displacement (A)
- Use less space in instruction than 32-bit immediate field


Kavita Bala, Computer Science, Cornell University

SRAM vs. DRAM

- SRAM (static random access memory)
 - Faster than DRAM
 - Each storage cell is larger (4-6 transistors)
 - So smaller capacity for same area
 - 2-10ns access time
- DRAM (dynamic random access memory)
 - Each storage cell tiny (capacitance on wire)
 - Can get 1-2GB chips
 - 50-150ns access time
 - Leaky-needs to refresh data periodically

Dynamic RAM: DRAM

- Dynamic-RAM
 - Data values require constant refresh
 - Internal circuitry keeps capacitor charges




Kavita Bala, Computer Science, Cornell University


Performance

• CPU clock rates ~0.2ns-2ns (5GHz-500MHz)

Technology Capacity Cost/GB Latency 1 TB \$.17 100s Tape 300 GB \$.34 Millions cycles (ms) Disk \$100s DRAM 4GB 50-300 cycles (10s of ns) SRAM off 512KB \$4-10'sk 5-15 cycles (few ns) SRAM on 16 KB ??? 1-3 cycles (ns)


- Capacity and latency are closely coupled
- Cost is inversely proportional
- How do we create the illusion of large and fast memory?





Memory Hierarchy

- Closer to processor
 - Subset of memory farther from processor
 - Faster and smaller
 - Transfer an entire block



Kavita Bala, Computer Science, Cornell University

Insight of Caches

- Exploit locality
 - Two types: temporal and spatial
- Temporal locality
 - If memory location X is accessed, then it is more likely to be accessed again in the near future than some random location Y
 - Caches exploit temporal locality by placing a memory element that has been referenced into the cache
- Spatial locality
 - If memory location X is accessed, then locations near X are more likely to be accessed in the near future than some random location Y
 - Caches exploit spatial locality by allocating a cache line of data (including data near the referenced location)

Cache Lookups (Read)

- Look at address issued by processor
- Search cache to see if that block is in the cache
 - Hit: Block is in the cache
 - return requested data
 - Miss: Block is not in the cache
 - read line from memory
 - evict an existing line from the cache
 - place new line in cache
 - return requested data

X ₄	X ₄	
X_{n-2}	X_{n-2}	
"	" -	
X _{n-1}	X _{n-1}	
X ₂	X ₂	
	X _n	
X ₃	X ₃	
a. Before the reference to X_n	b. After the reference to X_n	
Kavita Bala, Computer Science, Cornell University		

Cache Organization

- Cache has to be fast and small
 - Gain speed by performing lookups in parallel, requires die real estate
 - Reduce hardware required by limiting where in the cache a block might be placed


Kavita Bala, Computer Science, Cornell University

Cache Organization

- Three common designs
 - Fully associative: Block can be anywhere in the cache
 - Direct mapped: Block can only be in one line in the cache
 - Set-associative: Block can be in a few (2 to 8) places in the cache

Direct Mapped Cache


- Simplest
- Block can only be in one line in the cache
- How to determine this location?
 - -Use modulo arithmetic
 - -(Block address) modulo (# cache blocks)
 - For power of 2, use log (cache size in blocks)




Tags and Offsets • Tag: matching • Offset: within block • Valid bit: is the data valid? 31 Memory Address 0 31 Tag 10 9 Index 5 4 Offset 0 Block Kavita Bala, Computer Science, Cornell University

Valid Bits

- Valid bits indicate whether cache line contains an up-to-date copy of the values in memory
 - Must be 1 for a hit
 - Reset to 0 on power up
- An item can be removed from the cache by setting its valid bit to 0






Cache Size


- Cache of size 2ⁿ blocks (index: n bits)
- Block size of 2^m word (block index: m+2 bits)
- Tag field: 32 (n + m + 2)
- Valid bit: 1
- Bits in cache: 2ⁿ x (block size + tag size + valid bit size)


$$-=2^{n}(2^{m} \times 32 + (32-n-m-2) + 1)$$


Kavita Bala, Computer Science, Cornell University

A Simple Direct Mapped Cache Cache Memory **Processor** 4 cache lines 110 1 bit tag field 2 word block Ld R1 \leftarrow M[1] V tag data Ld R2 \leftarrow M[5] Ld R3 \leftarrow M[1] Ld R3 \leftarrow M[4] Ld $R2 \leftarrow M[0]$ 0 0 190 10 11 R012 R1 13 R2 15













3 rd Access		
Processor	Cache	Memory
	Addr: 000 <u>1</u>	$egin{array}{ccc} 0 & 100 \\ 1 & 110 \\ 2 & 120 \\ \end{array}$
Ld R1 \leftarrow M[1] Ld R2 \leftarrow M[5] \longrightarrow Ld R3 \leftarrow M[1]	tag data	3 130 4 140
Ld R3 ← M[4] Ld R2 ← M[0]	110	6 160 7 170
	1 0 140 150	8 180 9 190 10 200
R0 R1 110	O Minor 2	11 210 12 220
R2 150 R3	Misses: 2 Hits: 0	13 230 14 240 15 250
Kavita Bala	, Computer Science, Cornell Universi	ity









5 th Access		
Processor	Cache	Memory
	Addr: 000 <u>0</u>	$egin{array}{ccc} 0 & 100 \\ 1 & 110 \\ 2 & 120 \\ \end{array}$
Ld R1 ← M[1] Ld R2 ← M[5] Ld R3 ← M[1]	tag data	3 130 4 140
$\begin{array}{c} \text{Ld } R3 \leftarrow M[4] \\ \text{Ld } R3 \leftarrow M[4] \\ \text{\longrightarrow} \text{Ld } R2 \leftarrow M[0] \end{array}$	110	5 150 6 160 7 170
	1 0 140 150	8 180 9 190 10 200
R0 R1 110	0	$ \begin{array}{c cccc} 10 & 200 \\ 11 & 210 \\ 12 & 220 \\ \end{array} $
R2 150 R3 140	Misses: 2 Hits: 2	13 230 14 240
Kavita Bala	, Computer Science, Cornell Universi	15 250 ty



5 th Access		
Processor	Cache Addr: 1010	Memory 0 100 1 110
Ld R1 \leftarrow M[1] Ld R2 \leftarrow M[5] Ld R3 \leftarrow M[1] Ld R3 \leftarrow M[4] Ld R2 \leftarrow M[0] Ld R2 \leftarrow M[10] Ld R2 \leftarrow M[15]	tag data 1 0 100 110	2 120 3 130 4 140 5 150 6 160 7 170 8 180
R0 R1 110 R2 100	1 0 140 150 0 Misses: 2	9 190 10 200 11 210 12 220 13 230
R3 140	Hits: 3 , Computer Science, Cornell University	14 240 15 250



6 th Access		
Processor Ld R1 ← M[1] Ld R2 ← M[5] Ld R3 ← M[1] Ld R3 ← M[4] Ld R2 ← M[0] Ld R2 ← M[10] Ld R2 ← M[15] R0 R1 R1 R2 200	Cache Addr: 1111 tag data 1 0 100 110 1 1 200 210 1 0 140 150 0 Misses: 3	Memory 0 100 1 110 2 120 3 130 4 140 5 150 6 160 7 170 8 180 9 190 10 200 11 210 12 220 13 230
R3 140 Kavita Bala	Hits: 3	14 240 15 250



Cache

Exploiting Spatial and Temporal Locality


7 th Access		
Processor	Cache Addr: 1000	Memory 0 100 1 110
Ld R1 \leftarrow M[1] Ld R2 \leftarrow M[5] Ld R3 \leftarrow M[1] Ld R3 \leftarrow M[4] Ld R2 \leftarrow M[0] Ld R2 \leftarrow M[10]	tag data 1 0 100 110 1 1 200	2 120 3 130 4 140 5 150 6 160 7 170
$ \begin{array}{c} \text{Ld } R2 \leftarrow M[15] \\ \text{Ld } R2 \leftarrow M[8] \end{array} $ $ \begin{array}{c} \text{R0} \\ \text{R1} \\ \end{array} $	1 0 140 150 1 1 240 250 Misses: 4	8 180 9 190 10 200 11 210 12 220
R2 250 R3 140	Hits: 3 , Computer Science, Cornell University	13 230 14 240 15 250

7 th Access		
Processor Ld R1 ← M[1] Ld R2 ← M[5] Ld R3 ← M[1] Ld R3 ← M[4] Ld R2 ← M[0] Ld R2 ← M[10] Ld R2 ← M[15] → Ld R2 ← M[8] R0 R1 R1 R2 R3 R3 140	Cache Addr: 1000 tag data 1 1 180	Memory 0 100 1 110 2 120 3 130 4 140 5 150 6 160 7 170 8 180 9 190 10 200 11 210 12 220 13 230 14 240 15 250
Kavita Bala, Computer Science, Cornell University		


Misses


- Three types of misses
 - Cold
 - The line is being referenced for the first time
 - Capacity
 - The line was evicted because the cache was not large enough
 - Conflict
 - The line was evicted because of another access whose index conflicted


6 th Access		
Processor	Cache	Memory 0 100
	Addr: 110 <u>0</u>	1 110 2 120
Ld R1 ← M[1] Ld R2 ← M[5] Ld R3 ← M[1]	tag data 1 0 100	3 130 4 140 5 150
Ld R3 \leftarrow M[4] Ld R2 \leftarrow M[0] Ld R2 \leftarrow M[12] Ld R2 \leftarrow M[8]	0 110	6 160 7 170 8 180
	1 0 140 150	9 190 10 200
R0 R1 110 R2 100	Misses: 2	11 210 12 220 13 230
R3 140	Hits: 3	14 240 15 250
Kavita Bala	, Computer Science, Cornell Universi	ity



7 th Access		
Processor	Cache	Memory 0 100
Ld R1 ← M[1] Ld R2 ← M[5] Ld R3 ← M[1] Ld R3 ← M[4]	Addr: 1000 tag data 1 0 100 110	1 110 2 120 3 130 4 140 5 150 6 160
$Ld R2 \leftarrow M[0]$ $Ld R2 \leftarrow M[12]$ $Ld R2 \leftarrow M[8]$	1 1 220 230	7 170 8 180 9 190 10 200 11 210
R0 R1 110 R2 220 R3 140	Misses: 3 Hits: 3	12 220 13 230 14 240 15 250
Kavita Bala	, Computer Science, Cornell Universi	







Misses

- Three types of misses
 - Cold
 - The line is being referenced for the first time
 - Capacity
 - The line was evicted because the cache was not large enough
 - Conflict
 - The line was evicted because of another access whose index conflicted