




Datapath: addu




Datapath: addiu




Datapath: lw




Datapath: sw




Datapath: beq



Datapath: j




Performance



How fast can we run the clock?




Multi-Cycle Datapath



Observation: we can run the clock faster by partitioning the execution into multiple *stages*.



Multi-Cycle Datapath




Stages: instruction fetch, register fetch/decode, execute, memory, writeback.

Idea: break down single instruction execution into smaller parts, some instructions skip parts of execution.



Multi-Cycle Datapath



- PC needs a write-enable signal
- Design FSM for control

(textbook has details: sections 5.4, 5.5)



Performance

Suppose we had:

- IF: 5ns, RD: 3ns, ALU: 6ns, MEM: 5ns, WB: 4ns

Single-cycle datapath cycle time: 23ns

Multi-cycle datapath:


- lw: 30ns
- add: 24ns
- beq: 18ns

Is this better? Depends on the instruction mix!
(should have *balanced* pipeline stages)



Pipelining

Why not start executing the next instruction as soon as the first one has been fetched?




Hardware resource conflict...



Pipelining


Simple fix: make *all instructions* take the same number of cycles.



Each instruction takes 30ns, but we complete an instruction every 6ns (caveat: flop/latch overhead).




Pipelined Datapath



Introduce positive-edge triggered flip-flops between pipeline stages to hold intermediate values.



Pipelined Datapath: Control



Basic idea: copy the instruction, and generate local control in each pipeline stage.




Pipelined Datapath: Timing

	IF	RD	EX	MEM	WB	
cycle i	ins1					ins1
i+1	ins2	ins1				ins2
i+2	ins3	ins2	ins1			ins3
i+3	ins4	ins3	ins2	ins1		ins4
i+4	ins5	ins4	ins3	ins2	ins1	ins5 ↑ program

Instructions flow through the datapath, advancing every cycle.




Pipelined Datapath: Timing




- Flops between stages: positive-edge triggered
- PC, register file: negative-edge triggered




Single Instruction Execution





Single Instruction Execution




CLK




Single Instruction Execution



Single Instruction Execution



CLK



Register file output can change!

