
Building Blocks For Arithmetic

Binary Addition: recall the full-adder design.







Full-adder:

- \bullet Three input bits a , b , s
- Output: two bits sum and carry

Logic equations and gate diagram derived from truth-tables.

What about 4-bit addition?





Integer Addition

Solution 1: write truth-table, derive logic equations, draw gate diagram.

Solution 2:


	1	1	0	0
	1	0	1	0
+	0	1	1	1
1	0	0	0	1

Use a number of full-adders!





Integer Addition



2's complement? Addition time for N bits?





Observation: all we need is the carry-out... \Rightarrow compute carry-out *cout* for *blocks*

- input: 0 0, cout = 0 kill
- input: 1 1, cout = 1 generate
- input: 0 1 or 1 0, cout=carry-in (cin) propagate

$$cout = cin \cdot P + G$$
$$G = a \cdot b$$
$$P = a + b$$


Block codes:

$$G_{01} = G_1 + G_0 P_1$$
$$P_{01} = P_0 P_1$$





Carry Lookahead adder: compute block codes to speed up carry computation.








To calculate a - b, use a + (-b).

To calculate -b, flip all the bits and add 1.

 \Rightarrow build it using an adder








Combined Add/Subtract Unit

Given: one bit of control c, two N bit inputs a and b. compute a + b if c = 0, a - b if c = 1.

- \bullet Carry-in to the adder is c
- one input: a
- other input: b if c = 0, complement of b if c = 1.


Standard element: MUX (multiplexor)







Combined Add/Subtract Unit




- Hierarchical design
- Reuse components
- Replication





4-input MUX?

Simple shifter:







Example ALU: given inputs a and b, and an operation code, produce output.

Operation code:

- 000: AND
- 001: **O**R
- 010: NOR
- 011: ADD
- 111: SUB

How do we implement this ALU?






Selecting An Operation

2-bit decoder: 2 bit input, 4 bit output


- input: 00, output: 0001
- input: 01, output: 0010
- input: 10, output: 0100
- input: 11, output: 1000








Use decoder to select operation, and use combined add/subtract unit.







Chain ALU bit slices to get an N bit ALU:



How can we use a better adder in the ALU?





Overflow = result of operation cannot be represented

Unsigned N-bit addition:

• Overflow = result requires more than N bits \Rightarrow carry-out of MSB is 1

Signed addition:

- Adding two positive numbers
- Adding two negative numbers

Overflow \equiv carry-in to MSB \neq carry-out of MSB





When is a < b?

- $a < b \equiv a b < 0$
- Subtract b from a, check sign of result
- Sign bit is MSB

When is a = b?

- $a = b \equiv a b = 0$
- Subtract b from a, check if all bits are zero
- Use NOR gate



