

Processor Datapath

Simple subset:

- addu addiu subu
- or ori
- lw sw
- beq
- j



Storage Elements

For the MIPS, storage elements specified by the ISA:

- memory (instructions and data)
- 32 32-bit registers
- program counter

Register 0 is always zero.


We've already seen how to design a single register with a write enable.



Register File

The MIPS *register file* contains:

- 32 32-bit registers (register 0 special)
- One write bus + write enable
- Two read buses
- Register selection inputs




Register File: Timing

- Reads are combinational
- Writes occur on the negative edge of the clock if WE is high


Implementation:

- Standard solution: use mux/demux
- Tri-state outputs



Memory

- One address bus (32-bit)
- Two data buses (32-bit)
- Two-bit memory control input
- Memory interface doesn't wait for the clock



Memory

Warning: do not set the control input bits high unless the address and data input is no longer changing.

Otherwise, one might modify the wrong address!


Simple solution: only set the `mc` input at the negative edge of the clock.




Translate Specification

Instruction execution:

- read instruction from memory
- execute instruction
- update PC



Arithmetic Operations




Implemented as:


```
PC <- PC + 4;
if (op == 0 && funct == 0x21)
    R[rd] <- R[rs] + R[rt];
else if (op == 0 && funct == 0x25)
    R[rd] <- R[rs] | R[rt];
else if (op == 0 && funct == 0x23)
    R[rd] <- R[rs] - R[rt];
```



Datapath: Arithmetic Ops




Datapath: Logical Ops




RW control input of register file changed.




Datapath: Load




Datapath: Store




Datapath: Branch



PC Update



PC Update



Datapath

