

Combinational Logic

Multiple levels of representation:

- Logic equations
- Truth tables
- Gate diagrams
- Switching circuits

Boolean algebra: tool to manipulate logic equations

An algebra on a set of two elements: $\{0, 1\}$

Operations: AND, OR, complement



Boolean Algebra

Identities:

$$\begin{array}{llll} 0a = 0 & 1a = a & aa = a & a\bar{a} = 0 \\ 0 + a = a & 1 + a = 1 & a + a = a & a + \bar{a} = 1 \end{array}$$

$$\begin{array}{ll} ab = ba & a(bc) = (ab)c \\ a + b = b + a & a + (b + c) = (a + b) + c \end{array}$$

$$a(b + c) = ab + ac \quad a + (bc) = (a + b)(a + c)$$

$$\overline{(a + b)} = \bar{a}\bar{b} \quad \overline{(ab)} = \bar{a} + \bar{b}$$

Precedence: AND takes precedence over OR.



Proving Logic Equations

Example: $(a + b)(a + c) = a + bc$

Algebraic proof?

Proof with Truth Tables:

a	b	c	$a + b$	$a + c$	LHS	bc	RHS
0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	1	1	1	1
1	0	0	1	1	1	0	1
1	0	1	1	1	1	0	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1



Truth Tables To Logic Equations

a	b	c	out	<i>Minterms</i>	<i>Maxterms</i>
0	0	0	0	$\bar{a}\bar{b}\bar{c}$	$a + b + c$
0	0	1	1	$\bar{a}\bar{b}c$	$a + b + \bar{c}$
0	1	0	1	$\bar{a}b\bar{c}$	$a + \bar{b} + c$
0	1	1	0	$\bar{a}bc$	$a + \bar{b} + \bar{c}$
1	0	0	1	$a\bar{b}\bar{c}$	$\bar{a} + b + c$
1	0	1	1	$a\bar{b}c$	$\bar{a} + b + \bar{c}$
1	1	0	0	$ab\bar{c}$	$\bar{a} + \bar{b} + c$
1	1	1	0	abc	$\bar{a} + \bar{b} + \bar{c}$


Sum of Products: $\bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c}$

Product of Sums:


$$(a + b + c)(a + \bar{b} + \bar{c})(\bar{a} + \bar{b} + c)(\bar{a} + \bar{b} + \bar{c})$$



Universality: NAND and NOR



Universal: can implement any combinational function using just NAND or just NOR gates.



Minimizing Logic Equations

Earlier example:

$$\bar{a}\bar{b}c + \bar{a}b\bar{c} + \underbrace{\bar{a}b\bar{c} + \bar{a}bc}_{\bar{a}b(c + \bar{c})} = \bar{a}b$$

One can use Boolean algebra to simplify equations.

Systematic techniques:

- Karnaugh maps
- Quine-McCluskey

(details in section next week)



Word Problems

"Increment input by 1, compute result mod 5"

Representation: 3-bit binary input

	I_2	I_1	I_0	O_2	O_1	O_0
<i>Input</i> = 0	0	0	0	0	0	1
<i>Input</i> = 1	0	0	1	0	1	0
<i>Input</i> = 2	0	1	0	0	1	1
<i>Input</i> = 3	0	1	1	1	0	0
<i>Input</i> = 4	1	0	0	0	0	0
<i>Input</i> = 5	1	0	1	0	0	1
<i>Input</i> = 6	1	1	0	0	1	0
<i>Input</i> = 7	1	1	1	0	1	1



Don't Cares


Given: the input is always between 0 and 4:

	I_2	I_1	I_0	O_2	O_1	O_0
<i>Input</i> = 0	0	0	0	0	0	1
<i>Input</i> = 1	0	0	1	0	1	0
<i>Input</i> = 2	0	1	0	0	1	1
<i>Input</i> = 3	0	1	1	1	0	0
<i>Input</i> = 4	1	0	0	0	0	0
<i>Input</i> = 5	1	0	1	X	X	X
<i>Input</i> = 6	1	1	0	X	X	X
<i>Input</i> = 7	1	1	1	X	X	X

Can be used to simplify logic equations.



What If I Want to Keep Counting?



What happens?



Sequential Circuits

Need a way to *sequence* operations.

Idea:


- Introduce devices that can hold state called **state-holding elements**
- Read stable inputs from state-holding elements
- Write stable outputs to state-holding elements
- Generate outputs from inputs using combinational logic



Bi-Stable Devices

Part I: state-holding devices

A simple device:




In a stable state, $A = \overline{B}$

- How do we change the state?



SR Latch




S	R	Q	\overline{Q}
0	0	Q	\overline{Q}
0	1	0	1
1	0	1	0
1	1	?	?

- SR Latch (*set-reset*)
- Q : *stored value*
- \overline{Q} : *complement*
- $S = 1$ and $R = 1$?



D Latch



- When D changes, Q changes...
... immediately.

Need to control **when** the output changes.




Clocks

Part II: modifying state-holding elements


Introduce a free-running signal: the **clock**

Clock signal has a fixed **cycle time** (a.k.a. **cycle period**).

Clock frequency = $1/\text{cycle time}$



Edge Triggered Clocking




- Inputs must be *stable* just before the clock edge where the outputs change.


Lots of other choices... (EE 438)





First Attempt



- How does the output behave?



Master-Slave Flip-Flop




Example: 1-Bit Counter

Truth-table:

<i>in</i>	<i>out</i>
0	1
1	0

Circuit:



Finite State Machines

Basic Idea: A circuit has

- External inputs
- Externally visible outputs
- Internal state

Output and next state depend on:

- Inputs
- Current State

Two types:


- Mealy: output is a function of state and input
- Moore: output is a function of state only



Designing a Finite-State Machine


- Draw a state diagram
- Write down state transition table
- State assignment
- Determine logic equations for all flip-flops and outputs

Example: add two input bit-streams (least-significant-bit first).



The Serial Adder

- Two states: $S0$ (carry is zero), $S1$ (carry is 1)
- Inputs: a and b
- Output: z



Arcs labelled
with input vector
and output
 ab/z



State Table

<i>a</i>	<i>b</i>	<i>state</i>	<i>z</i>	<i>next state</i>
0	0	<i>S0</i>	0	<i>S0</i>
0	1	<i>S0</i>	1	<i>S0</i>
1	0	<i>S0</i>	1	<i>S0</i>
1	1	<i>S0</i>	0	<i>S1</i>
0	0	<i>S1</i>	1	<i>S0</i>
0	1	<i>S1</i>	0	<i>S1</i>
1	0	<i>S1</i>	0	<i>S1</i>
1	1	<i>S1</i>	1	<i>S1</i>

For each input combination and state combination, write down output and next state.



State Assignment

Pick encoding of states. We have two states, so use one bit s .

- S_0 : $s = 0$, S_1 : $s = 1$


a	b	s	z	s'	
0	0	0	0	0	$\bar{a}\bar{b}\bar{s}$
0	1	0	1	0	$\bar{a}b\bar{s}$
1	0	0	1	0	$a\bar{b}\bar{s}$
1	1	0	0	1	$ab\bar{s}$
0	0	1	1	0	$\bar{a}\bar{b}s$
0	1	1	0	1	$\bar{a}bs$
1	0	1	0	1	$a\bar{b}s$
1	1	1	1	1	abs



Logic Equations and Circuit

$$z = \bar{a}b\bar{s} + a\bar{b}\bar{s} + \bar{a}b s + a b s$$

$$s' = a\bar{b}\bar{s} + \bar{a}b s + a\bar{b} s + a b s = ab + bs + as$$



What's the clock period?

