



## 4410 Lecture 12: Page tables

- Computing sizes of data structures
- page table
- hierarchical page table
- inverted / hashed PT




CPU  
 P1 logical addresses



TLB

page#	frame#
1	2
2	3




0	P2 #3
1	P3 #4
2	P1 #1
3	P1 #2


On Ctxt switch, flush TLB (points to old procs pages, not new).

Tagged TLB: each entry has a process ID (3,4,5 bits) to identify process, only use entries for current process).

$2^{32}$  addresses — 32-bit logical addr. space  
 $\Rightarrow 2^{32}$  bytes — 32-bit phys. " "  
 4 kb page size



$$\frac{2^{32} \text{ bytes}}{\text{log. addr. space}} \cdot \frac{1 \text{ page}}{2^{12} \text{ bytes}} = 2^{20} \frac{\text{page}}{\text{addr. space}}$$



$2^{20}$  frames in (phys.) memory.

Useful  
bit: pointer sizes.

(large\*) bytes: data sizes.

$$2^{10} \approx 1000 = 1 \text{ k}$$

$$2^{20} \approx 1000 \text{ k} = 1 \text{ M (million)}$$

$$2^{30} \approx 1000 \text{ M} = 1 \text{ G (billion)}$$

write down units.

TLB

Page #	frame #	PERMS
	<20 bit frame #>	r <del>x</del> <del>w</del> v
	<20 bit frame #>	<del>x</del> <del>w</del> <del>x</del> <del>x</del>
	⋮	

M

can't store this  
in TLB (hardware)

Page table (mapping page#  $\rightarrow$  frame #s)   
  $\leftarrow$  frame # + perms, round up

:  $2^{20}$  entries (one per page)  $\cdot$   $\frac{4 \text{ bytes}}{\text{entry}}$  =  $2^{24} \text{ bytes} = 16 \text{ Mbytes}$ .

TLB just contains handful of entries (e.g. 16 or 32),  
raise HW exception if access page not in  
TLB (TLB miss)

Page table stored in memory.  $\star$

OS, to handle TLB miss:

- look up page table (in memory),
- find frame # & permissions.
- stick  $\uparrow$  in TLB
- continue.


How to store page table? (mapping of page #  $\rightarrow$  frame # + perms).

- Hashmap

- Array

- Tree

Store page table in an array?



entries contain  
 frame # (20 bits)  
 + perms (4 bits)  
 + other stuff  





---

 32 bits = 4 bytes




$$2^{20} \text{ entries} \cdot \frac{4 \text{ bytes}}{\text{entry}} = 2^{22} \text{ bytes in pt.} = 4 \text{ MB / PT}$$

phys mem





Instead of storing whole page table in one contiguous chunk, page id.





(Tell us which frame holds a given POPT)

size:  $2^{10}$  entries.  
 each entry is frame# that holds the corresponding POPT = 4 bytes entry.  
 $= 2^{12}$  bytes. = 4kb don't need to page it.






How to find <sup>phys. address</sup> page w/ 2-lvl page table.



1000 books.



## OS algorithm for handling TLB miss. (to address a)

- look at first 10 bits of  $a$ , index into top level page table.

$\Rightarrow$  frame # holds correct POPT

- use next 10 bits of  $a$  to index into POPT.

$\Rightarrow$  frame # holds correct page.

- load that frame # (f.perms) into TLB.

- restart process just before access

(process will access  $a$  again, TLB look @  
last 12 bits to offset into frame)