


4410 Lecture 12: Page tables

- Computing sizes of data structures
- page table
 - hierarchical page table
 - inverted / hashed PT




CPU
logical
addresses

P1

load
0x123
(logical)
page#
offset

TLB


page#	frame#
1	2
2	3
3	



On ctxt switch, flush TLB (points to old proc pages, not new).


Tagged TLB: each entry has a process ID (3,4,5 bits) to identify process, only use entries for current process).

2^{32} addresses → 32-bit logical addr. space
 2^{32} bytes → 32-bit phys. " "
 $\approx 2^{32}$ bytes → 4 kb page size



useful bit: pointer sizes.
 (large+)bytes: data sizes.
 $2^{10} \approx 1000 = 1\text{K}$
 $2^{20} \approx 1000\text{K} = 1\text{M}$ (million)
 $2^{30} \approx 1000\text{M} = 1\text{G}$ (billion)
 write down units.

$$\frac{2^{32} \text{ bytes}}{\text{log. addr. space}} \cdot \frac{1 \text{ page}}{2^{12} \text{ bytes}} = \frac{2^{20} \text{ page}}{\text{addr. space.}}$$



TLB

Page #	frame #	Per(s)
	<20 bit frame #>	r x x v
	<20 bit frame #>	x x x x
	:	
(M)		

Can't store this in TLB (hardware)

Page table (mapping page# \rightarrow frame #^s)
• 2^{20} entries (one per page) • 4 bytes entry = 2^{24} bits = 16 Mbytes.
frame # + perms, round up

TLB just contains handful of entries (e.g. 16 or 32),
raise HW exception if access page not in
TLB (TLB miss)

Page table stored in memory. *

OS, to handle TLB miss:

- look up page table (in memory),
- find frame # & permissions.
- stick ↑ in TLB
- continue.



How to store page table? (mapping of Page # \rightarrow Frame # (perms)).

- Hashmap






- Tree


Store page table in an array?






$$\begin{aligned} & 2^{20} \text{ entries} \cdot \frac{4 \text{ bytes}}{\text{entry}} : 2^{22} \text{ bytes in PT.} \\ & = 4 \text{ MB / PT} \end{aligned}$$





Instead of storing whole page table in one contiguous chunk, page it.



Size: 2^{10} entries.
each entry is frame# that holds = 4 bytes
the corresponding POPT entry.
 $= 2^{12}$ bytes. = 4 kb don't need to
page it.



How to find page w/ 2-lvl page table.
 (phys. address)



OS algorithm for handling TLB miss. (to address a)

- look at first 10 bits of a , index into top level page table.
 \Rightarrow frame # holds correct POPT
- use next 10 bits of a to index into POPT.
 \Rightarrow frame # holds correct page.
- load that frame # (f perms) into TLB.
- restart process just before access
(process will access a again, TLB look@)
last 12 bits to offset into frame