

Prof. Hakim Weatherspoon CS 3410, Spring 2015 Computer Science Cornell University

See P&H Appendix B.8 (register files) and B.9

Announcements

Make sure to go to <u>your</u> Lab Section this week Completed Lab1 due *before* winter break, Friday, Feb 13th Note, a <u>Design Document</u> is due when you submit Lab1 final circuit Work alone

Save your work!

- *Save often*. Verify file is non-zero. Periodically save to Dropbox, email.
- Beware of MacOSX 10.5 (leopard) and 10.6 (snow-leopard)

Homework1 is out

Due a week before prelim1, Monday, February 23rd *Work on problems incrementally, as we cover them in lecture (i.e. part 1,* Office Hours for help Work **alone**

Work alone, **BUT** use your resources

- Lab Section, Piazza.com, Office Hours
- Class notes, book, Sections, CSUGLab

Announcements

Check online syllabus/schedule

- http://www.cs.cornell.edu/Courses/CS3410/2015sp/schedule.html
- Slides and Reading for lectures
- Office Hours
- Pictures of all TAs
- Homework and Programming Assignments
- Dates to keep in Mind
 - Prelims: Tue Mar 3rd and Thur April 30th
 - Lab 1: Due next Friday, Feb 13th before Winter break
 - Proj2: Due Thur Mar 26th before Spring break
 - Final Project: Due when final would be (not known until Feb 14t

Schedule is subject to change

Collaboration, Late, Re-grading Policies

"Black Board" Collaboration Policy

- Can discuss approach together on a "black board"
- Leave and write up solution independently
- Do not copy solutions


Late Policy

- Each person has a total of *four* "slip days"
- Max of *two* slip days for any individual assignment
- Slip days deducted first for *any* late assignment, cannot selectively apply slip days
- For projects, slip days are deducted from all partners
- <u>25%</u> deducted per day late after slip days are exhausted

Regrade policy

- Submit written request to lead TA, and lead TA will pick a different grader
- Submit another written request, lead TA will regrade directly
- Submit yet another written request for professor to regrade.

Big Picture: Building a Processor



A Single cycle processor

Goals for today

Review

Finite State Machines

Memory

- Register Files
- Tri-state devices
- SRAM (Static RAM—random access memory)
- DRAM (Dynamic RAM)

Which statement(s) is true

(A) In a Moore Machine output depends on both current state and input

(B) In a Mealy Machine output depends on both current state and input

(C) In a Mealy Machine output depends on next state and input

(D) All the above are true

(E) None are true

Which statement(s) is true

(A) In a Moore Machine output depends on both current state and input

(B) In a Mealy Machine output depends on both current state and input


(C) In a Mealy Machine output depends on next state and input

(D) All the above are true

(E) None are true


Mealy Machine

General Case: Mealy Machine



Outputs and next state depend on both current state and input

Moore Machine



Outputs depend only on current state



Example: Digital Door Lock

Digital Door Lock

Inputs:

- keycodes from keypad
- clock


Outputs:

- "unlock" signal
- display how many keys pressed so far

Door Lock: Inputs Assumptions:


- signals are synchronized to clock
- Password is B-A-B

Κ	Α	Β	Meaning							
0	0	0	Ø (no key)							
1	1	0	'A' pressed							
1	0	1	'B' pressed							




Door Lock: Outputs Assumptions:

High pulse on U unlocks door




Strategy:


- (1) Draw a state diagram (e.g. Moore Machine)
- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs




(1) Draw a state diagram (e.g. Moore Machine)




(1) Draw a state diagram (e.g. Moore Machine)



(2) Write output and next-state tables



(2) Write output and next-state tables




Door Lock: Simplified State Diagram

Ø Ø	Cur. State	Input	Next State
	Idle	Ø	Idle
G1 "A"	Idle	"B"	G1
"1"	Idle	"A"	B1
"B" else	G1	Ø	G1
	G1	"A"	G2
	G1	"B"	B2
(Idle)	G2	Ø	G2
″0″ <i>∕</i>	G2	"B"	G3
Ø else	G2	"A"	Idle
Else	G3	any	Idle
(B1) else (B2		Ø	B1
"1""""	B1	К	B2
()ø (B2	Ø	B2
	B2	К	Idle
(2) $M/rite output and next_st$	ata tabl	0.0	

(2) Write output and next-state tables

State Table Encoding

	S ₂	S ₁	S ₀	D ₃	D ₂	D_1	D ₀	U		S ₂	S ₁	S ₀	K	Α	В	S' ₂	S' 1	S' 0
	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0
	0	0	1	0	0	0	1	0		0	0	0	1	0	1	0	0	1
	0	1	0	0	0	1	0	0		0	0	0	1	1	0	1	0	0
	0	1	1	0	0	1	1	1		0	0	1	0	0	0	0	0	1
	1	0	0	0	0	0	1	0		0	0	1	1	1	0	0	1	0
	1	0	1	0	0	1	0	0		0	0	1	1	0	1	1	0	1
State			C		C C				0	1	0	0	0	0	0	1	0	
) ₃ [S		S ₁		S ₀		0	1	0	1	0	1	0	1	1
3		Idle		0		0		0		0	1	0	1	1	0	0	0	0
		G1		0		0		1		0	1	1	Х	Х	Х	0	0	0
		G2		0		1		0		1	0	0	0	0	0	1	0	0
		G3		0		1		1		1	0	0	1	Х	Х	1	0	1
										1	0	1	0	0	0	1	0	1
		B1		1		0		0		1	0	1	1	х	х	0	0	0
(B2		1		0		1	ts, an	d c	but	pu	ts a	s bit	S			



(4) Determine logic equations for next state and outputs

Door Lock: Implementation


		S ₂	S ₁	S ₀	K	Α	В	S' 2	S' 1	S' 0
		0	0	0	0	0	0	0	0	0
	→ S ₂₋₀	0	0	0	1	0	1	0	0	1
Reg		0	0	0	1	1	0	1	0	0
clk		0	0	1	0	0	0	0	0	1
CIIX	\rightarrow	0	0	1	1	1	0	0	1	0
1 2 3	S_{2-0}	0	0	1	1	0	1	1	0	1
0 * 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 ×	≯ K	0	1	0	0	0	0	0	1	0
	→\A	0	1	0	1	0	1	0	1	1
	→ B	0	1	0	1	1	0	0	0	0
		0	1	1	Х	Х	х	0	0	0
		1	0	0	0	0	0	1	0	0
		1	0	0	1	Х	х	1	0	1
		1	0	1	0	0	0	1	0	1
		1	0	1	1	х	х	0	0	0
			[7] A						TZ A	

 $S_2' = \overline{S_2S_1S_0}KA\overline{B} + \overline{S_2S_1}S_0K\overline{A}B + S_2\overline{S_1S_2}KA\overline{B} + \overline{S_2}S_1S_0K + S_2\overline{S_1}S_0\overline{K}A\overline{B}$

 $S_0' =$

S₁' =


Door Lock: Implementation



Strategy:

- (1) Draw a state diagram (e.g. Moore Machine)
- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs

Door Lock: Implementation



Moore Machine

Strategy:

- (1) Draw a state diagram (e.g. Moore Machine)
- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs

Goals for today

Review

• Finite State Machines

Memory

- CPU: Register Files (i.e. Memory w/in the CPU)
- Scaling Memory: Tri-state devices
- Cache: SRAM (Static RAM—random access memory)
- Memory: DRAM (Dynamic RAM)

Goal:


How do we store results from ALU computations?

How do we use stored results in subsequent operations?

Register File

How does a Register File work? How do we design it?

Big Picture: Building a Processor




A Single cycle processor


Register File

- N read/write registers
- Indexed by register number

 Q_{A} 32 32 D_w Dual-Read-Port Single-Write-Port QB 32 32 x 32 **Register File** W R_{B} R_{W} R_A 1**1**5 **4**5 **1**5



clk



clk


Register File Register File Reg 0 • N read/write registers Reg 1 Indexed by 5-to-32 decoder register number ▶Reg 30 Reg *3*. 54 R_{W} W

How to write to one register in the register file?

Need a decoder

Activity# write truth table for 3-to-8 decoder Register File

- N read/write registers
- Indexed by register number



How to write to **one** register in the register file?


Need a decoder


Register File

- N read/write registers
- Indexed by register number

How to read from two registers?

Need a multiplexor






Register File

- N read/write registers
- Indexed by register number

Implementation:

- D flip flops to store bits
- Decoder for each write port
- Mux for each read port



Register File

- N read/write registers
- Indexed by register number

What happens if same register read and written during same clock cycle?


Implementation:

- D flip flops to store bits
- Decoder for each write port
- Mux for each read port

Tradeoffs

Register File tradeoffs

- + Very fast (a few gate delays for both read and write)
- + Adding extra ports is straightforward
- Doesn't scale
 - e.g. 32Mb register file with
 - 32 bit registers
 - Need 32x 1M-to-1 multiplexor
 - and 32x 20-to-1M decoder
 - How many logic gates/transistors?



Takeway

Register files are very fast storage (only a few gate delays), but does not scale to large memory sizes.

Goals for today

Review

Finite State Machines

Memory

- CPU: Register Files (i.e. Memory w/in the CPU)
- Scaling Memory: Tri-state devices
- Cache: SRAM (Static RAM—random access memory)
- Memory: DRAM (Dynamic RAM)


Next Goal

How do we scale/build larger memories?

Building Large Memories


Need a shared bus (or shared bit line)


- Many FlipFlops/outputs/etc. connected to single wire
- Only one output *drives* the bus at a time




• How do we build such a device?


- If enabled (E=1), then Q = D
- Otherwise, Q is not connected (z = high impedance)







- If enabled (E=1), then Q = D
- Otherwise, Q is not connected (z = high impedance)









- If enabled (E=1), then Q = D
- Otherwise, Q is not connected (z = high impedance)




- If enabled (E=1), then Q = D
- Otherwise, Q is not connected (z = high impedance)




- If enabled (E=1), then Q = D
- Otherwise, Q is not connected (z = high impedance)



- If enabled (E=1), then Q = D
- Otherwise, Q is not connected (z = high impedance)





Takeway

Register files are very fast storage (only a few gate delays), but does not scale to large memory sizes.

Tri-state Buffers allow scaling since multiple registers can be connected to a single output, while only one register actually drives the output.

Goals for today

Review

Finite State Machines

Memory

- CPU: Register Files (i.e. Memory w/in the CPU)
- Scaling Memory: Tri-state devices
- Cache: SRAM (Static RAM—random access memory)
- Memory: DRAM (Dynamic RAM)


Next Goal

How do we build large memories?

Use similar designs as Tri-state Buffers to connect multiple registers to output line. Only one register will drive output line.


Static RAM (SRAM)—Static Random Access Memory


- Essentially just D-Latches plus Tri-State Buffers
- A decoder selects which line of memory to access (i.e. word line)
- A R/W selector determines the type of access
- That line is then coupled to the data lines





Static RAM (SRAM)—Static Random Access Memory


- Essentially just D-Latches plus Tri-State Buffers
- A decoder selects which line of memory to access (i.e. word line)


















- pre-charge B and \overline{B} to $V_{supply}/2$
- pull word line high
- cell pulls B or \overline{B} low, sense amp detects voltage difference




- pre-charge B and \overline{B} to $V_{supply}/2$
- pull word line high
- cell pulls B or \overline{B} low, sense amp detects voltage difference Write:
- pull word line high
- drive B and \overline{B} to flip cell









E.g. How do we design a **4M x 8** SRAM Module?



E.g. How do we design a **4M x 8** SRAM Module?






SRAM Summary


SRAM

- •A few transistors (~6) per cell
- Used for working memory (caches)


•But for even higher density...



Each cell stores one bit, and requires 1 transistors




Each cell stores one bit, and requires 1 transistors



Each cell stores one bit, and requires 1 transistors Read:

- pre-charge B and \overline{B} to $V_{supply}/2$
- pull word line high
- cell pulls B low, sense amp detects voltage difference



pull word line high

• cell pulls B or \overline{B} low, sense amp detects voltage difference Write:

- pull word line high
- drive B charges capacitor

DRAM vs. SRAM

Single transistor vs. many gates

- Denser, cheaper (\$30/1GB vs. \$30/2MB)
- But more complicated, and has analog sensing

Also needs refresh

- Read and write back...
- ...every few milliseconds
- Organized in 2D grid, so can do rows at a time
- Chip can do refresh internally

Hence... slower and energy inefficient

Memory

Register File tradeoffs

- + Very fast (a few gate delays for both read and write)
- + Adding extra ports is straightforward
- Expensive, doesn't scale
- Volatile

Volatile Memory alternatives: SRAM, DRAM, ...

- Slower
- + Cheaper, and scales well
- Volatile

Non-Volatile Memory (NV-RAM): Flash, EEPROM, ...

- + Scales well
- Limited lifetime; degrades after 100000 to 1M writes

Summary

We now have enough building blocks to build machines that can perform non-trivial computational tasks

Register File: Tens of words of working memory SRAM: Millions of words of working memory DRAM: Billions of words of working memory NVRAM: long term storage (usb fob, solid state disks, BIOS, ...)

Next time we will build a simple processor!