Virtual Memory


Prof. Kavita Bala and Prof. Hakim Weatherspoon CS 3410, Spring 2014

Computer Science

Cornell University

Welcome back from Spring Break!





```
int x = 10;
           x = 2 * x + 15;
 compiler
                                     r0 = 0
 MIPS
                                   -r5 = r0 + 10
            addi r5, r0, 10 ←
assembly
            muli r5, r5, 2 \leftarrow r5 = r5 << 1 \# r5 = r5 * 2
            addi r5, r5, 15 \leftarrow r5 = r15 + 15
assembler
            op = addi r0 r5
machine
            001000000000010100000000000001010
            0000000000000010100101000010000000
  code
            001000001010010100000000000001111
            op = addi
                            r5
  CPU
                            r5 r5 shamt=1 func=sll
            op = r - type
  Circuits
  Gates
 Transistors
```

Silicon

10

15

compiler

```
int x = 10;

x = 2 * x + 15;
```

High Level Languages

MIPS assembly

assembler

```
addi r5, r0, 10
muli r5, r5, 2
addi r5, r5, 15
```

machine code


CPU


Instruction Set Architecture (ISA)


Circuits

Gates










Memory: big & slow vs Caches: small & fast



How many programs do you run at once?

Big Picture: Multiple Processes

How to run multiple processes?


Time-multiplex a single CPU core (multi-tasking)

Web browser, skype, office, ... all must co-exist

Many cores per processor (multi-core) or many processors (multi-processor)

Multiple programs run simultaneously

Processor & Memory




Processor & Memory

CPU address/data bus...

... routed through caches

... to main memory


Simple, fast, but...



Memory

Multiple Processes

Q: What happens when another program is executed concurrently on another processor?




A: The addresses will conflict


 Even though, CPUs may take turns using memory bus

Multiple Processes


Q: Can we relocate second program?



Solution? Multiple processes/processors



Solution? Multiple processes/processors



Takeaway

All problems in computer science can be solved by another level of indirection.

- David Wheeler
- or, Butler Lampson
 - or, Leslie Lamport
 - or, Steve Bellovin

Solution: Need a **MAP**

To map a Virtual Address (generated by CPU) to a Physical Address (in memory)

Goals for Today: Virtual Memory

What is Virtual Memory?

How does Virtual memory Work?

- Address Translation
 - Pages, page tables, and memory mgmt unit
- Paging
- Role of Operating System
 - Context switches, working set, shared memory
- Performance
 - How slow is it
 - Making virtual memory fast
 - Translation lookaside buffer (TLB)
- Virtual Memory Meets Caching

Big Picture: (Virtual) Memory

How do we execute *more than one* program at a time?

A: Abstraction – Virtual Memory

- Memory that appears to exist as main memory (although most of it is supported by data held in secondary storage, transfer between the two being made automatically as required—i.e. "paging")
- Abstraction that supports multi-tasking---the ability to run more than one process at a time

Next Goal

How does Virtual Memory work?

i.e. How do we create the "map" that maps a virtual address generated by the CPU to a physical address used by main memory?

Virtual Memory

Virtual Memory: A Solution for All Problems


 Program/CPU can access any address from 0...2^N (e.g. N=32)


Each process has its own virtual address space

- A process is a program being executed
- Programmer can code as if they own all of memory

On-the-fly at runtime, for each memory access

- map all access is indirect through a virtual address
 - translate fake virtual address to a real physical address
 - redirect load/store to the physical address





Programs load/store to virtual addresses

Actual memory uses physical addresses

Memory Management Unit (MMU)

- Responsible for translating on the fly
- Essentially, just a big array of integers:paddr = PageTable[vaddr];

Virtual Memory Advantages

Advantages

Easy relocation

- Loader puts code anywhere in physical memory
- Creates virtual mappings to give illusion of correct layout

Higher memory utilization

- Provide illusion of contiguous memory
- Use all physical memory, even physical address 0x0

Easy sharing

Different mappings for different programs / cores

And more to come...

Takeaway

All problems in computer science can be solved by another level of indirection.

Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)

Virtual memory is implemented via a "Map", a **PageTage**, that maps a **vaddr** (a virtual address) to a **paddr** (physical address):

paddr = PageTable[vaddr]

Next Goal

How do we implement that translation from a virtual address (vaddr) to a physical address (paddr)?

paddr = PageTable[vaddr]

i.e. How do we implement the PageTable??

Address Translation

Pages, Page Tables, and

the Memory Management Unit (MMU)

Attempt#1: Address Translation

How large should a PageTable be for a MMU?

paddr = PageTable[vaddr];

Granularity? 2³² = 4GB

- Per word... $\frac{4 \text{ bytes per word -> Need 1 billion entry PageTable!}}{2^{32} / 4 = 1 \text{ billion}}$
- Per block...
- Variable.....

Typical:


e.g.
$$2^{32} / (4 \text{ kB}) = 2^{32} / (2^{12}) \neq 2^{20}$$

 $2^{20} \rightarrow 1$ million entry PageTable is better

- 4KB 16KB pages
- 4MB 256MB jumbo pages

e.g.
$$2^{32}$$
 / 256 MB = 2^{32} / 2^{28} = 2^4 24 -> 16 entry PageTable!

Attempt #1: Address Translation



Attempt #1: For any access to virtual address:

- Calculate virtual page number and page offset
- Lookup physical page number at PageTable[vpn]
- Calculate physical address as ppn:offset

Takeaway

All problems in computer science can be solved by another level of indirection.

Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)

Virtual memory is implemented via a "Map", a *PageTage*, that maps a *vaddr* (a virtual address) to a *paddr* (physical address):

paddr = PageTable[vaddr]

A page is constant size block of virtual memory. Often, the page size will be around 4kB to reduce the number of entries in a PageTable.

Next Goal

Example

How to translate a vaddr (virtual address) generated by the CPU to a paddr (physical address) used by main memory using the PageTable managed by the memory management unit (MMU).


Next Goal

Example


How to translate a vaddr (virtual address) generated by the CPU to a paddr (physical address) used by main memory using the PageTable managed by the memory management unit (MMU).

Q: Where is the PageTable stored??


Simple PageTable



Simple PageTable




Simple PageTable



Invalid Pages


Physical Page



A: we might not have that much physical memory

Page Permissions

Physical Page



Aliasing Physical Page

						Physical Page			
	V	V R W X				Number			
	0							0xC20A3000	
	1					0xC20A3			
	0								
	0								
	1					0xC20A3		0x90000000	
	1					0x4123B			
	1					0x10044			
	0							0x4123B000	
Cool Trick #3: Aliasing									
Map the same physical page at several virtual addresses 0x10045000									
Q: Why?									
A: ca	A: can make different views of same								
data with different permissions									

Page Size Example

Overhead for VM Attempt #1 (example)

Virtual address space (for each process):

- total memory: 2³² bytes = 4GB
- page size: 2¹² bytes = 4KB
- entries in PageTable? $2^{20} = 1$ million entries in PageTable
- PageTable Entry (PTE) size = 4 bytes • size of PageTable? So, PageTable size = $4 \times 2^{20} = 4MB$

Physical address space:

- total memory: 2²⁹ bytes = 512MB
- overhead for 10 processes?

 $10 \times 4MB = 40 MB \text{ of overhead!}$

40 MB /512 MB = 7.8% overhead, space due to PageTable

Takeaway

All problems in computer science can be solved by another level of indirection.

Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)

Virtual memory is implemented via a "Map", a *PageTage*, that maps a *vaddr* (a virtual address) to a *paddr* (physical address): *paddr = PageTable[vaddr]*

A page is constant size block of virtual memory. Often, the page size will be around 4kB to reduce the number of entries in a PageTable.

We can use the PageTable to set Read/Write/Execute permission on a per page basis. Can allocate memory on a per page basis. Need a valid bit, as well as Read/Write/Execute and other bits. But, overhead due to PageTable is significant.

Next Goal

How do we reduce the size (overhead) of the PageTable?


Next Goal

How do we reduce the size (overhead) of the PageTable?

A: Another level of indirection!!

Assume most of Page Tables is empty

How to translate addresses? Multi-level PageTable



* x86 does exactly this

Assume most of Page Tables is empty

How to translate addresses? Multi-level PageTable

Q: Benefits?

A: Don't need 4MB contiguous physical memory

A: Don't need to allocate every PageTable, only those containing valid PTEs

Q: Drawbacks

A: Performance: Longer lookups

Takeaway

All problems in computer science can be solved by another level of indirection.

Need a map to translate a "fake" virtual address (generated by CPU) to a "real" physical Address (in memory)

Virtual memory is implemented via a "Map", a *PageTage*, that maps a *vaddr* (a virtual address) to a *paddr* (physical address):

paddr = PageTable[vaddr]

A page is constant size block of virtual memory. Often, the page size will be around 4kB to reduce the number of entries in a PageTable.

We can use the PageTable to set Read/Write/Execute permission on a per page basis. Can allocate memory on a per page basis. Need a valid bit, as well as Read/Write/Execute and other bits.

But, overhead due to PageTable is significant.

Another level of indirection, two levels of PageTables and significantly reduce the overhead due to PageTables.

Next Goal

Can we run process larger than physical memory?

Paging

Paging

Can we run process larger than physical memory?

The "virtual" in "virtual memory"

View memory as a "cache" for secondary storage


- Swap memory pages out to disk when not in use
- Page them back in when needed

Assumes Temporal/Spatial Locality

Pages used recently most likely to be used again soon


Paging

Physical Page



Need more bits:

Dirty, RecentlyUsed, ...



Summary

Virtual Memory

- Address Translation
 - Pages, page tables, and memory mgmt unit
- Paging

Next time

- Role of Operating System
 - Context switches, working set, shared memory
- Performance
 - How slow is it
 - Making virtual memory fast
 - Translation lookaside buffer (TLB)
- Virtual Memory Meets Caching

Administrivia

Lab3 is out due next Wednesday

Prof. Bala office hours starting at 3:30pm today

Administrivia

Next five weeks

- Week 10 (Apr 8): Lab3 release
- Week 11 (Apr 15): Proj3 release, Lab3 due Wed, HW2 due Fri
- Week 12 (Apr 22): Lab4 release and Proj3 due Fri
- Week 13 (Apr 29): Proj4 release, Lab4 due Tue, Prelim2
- Week 14 (May 6): Proj3 tournament, Proj4 design doc due

Final Project for class

Week 15 (May 13): Proj4 due