Processor

CS 3410, Spring 2014

Computer Science Cornell University

See P&H Chapter: 2, 4.1-4.4, Appendices A and B

Administration

Partner finding assignment on CMS

Office hours over break


Goal for Today


Understanding the basics of a processor


We now have enough building blocks to build machines that can perform non-trivial computational tasks

Putting it all together:

- Arithmetic Logic Unit (ALU)—Lab0 & 1, Lecture 2 & 3
- Register File—Lecture 4 and 5
- Memory—Lecture 5
 - SRAM: cache
 - DRAM: main memory
- Instruction types
- Instruction datapaths









Why 32? Smaller is faster


MIPS Register file

Registers

- Numbered from 0 to 31
- Each register can be referred by number or name
- \$0, \$1, \$2, \$3 ... \$31
- Or, by convention, each register has a name
 - \$16 \$23 → \$s0 \$s7
 - \$8 \$15 → \$t0 \$t7
 - \$0 is always \$zero
 - P&H







A processor executes instructions

Processor has some internal state in storage elements (registers)

A memory holds instructions and data

Harvard architecture: separate insts and data

von Neumann architecture: combined inst and data

A bus connects the two

To make a computer


Need a program
Stored program computer

Architectures

von Neumann architecture

Harvard (modified) architecture

A **stored-program computer** is one which stores program instructions in electronic memory. Often the definition is extended with the requirement that the treatment of programs and data in



The Harvard architecture is a computer architecture with physically separate storage and signal pathways for instructions and data. --- http://en.wikipedia.org/wiki/Harvard_architecture

Under pure von Neumann architecture the CPU can be either reading an instruction or reading/writing data from/to the memory. Both cannot occur at the same time since the instructions and data use the same bus system. In a computer using the Harvard architecture, the CPU can both read an instruction and perform a data memory access at the same time, even without a cache. A Harvard architecture computer can thus be faster for a given circuit complexity because instruction fetches and data access do not contend for a single memory pathway .

Also, a Harvard architecture machine has distinct code and data address spaces: instruction address zero is not the same as data address zero. Instruction address zero might identify a twenty-four bit value, while data address zero might indicate an eight bit byte that isn't part of that twenty-four bit value.

A modified Harvard architecture machine is very much like a Harvard architecture machine, but it relaxes the strict separation between instruction and data while still letting the CPU concurrently access two (or more) memory buses. The most common modification includes separate instruction and data caches backed by a common

Takeaway

A processor executes instructions

 Processor has some internal state in storage elements (registers)


A memory holds instructions and data

- (modified) Harvard architecture: separate insts and data
- von Neumann architecture: combined inst and data A bus connects the two


We now have enough building blocks to build machines that can perform non-trivial computational tasks


Next Goal

How to program and execute instructions on a MIPS processor?



Levels of Interpretation: Instructions





0000000000100010000110000010101010 op=reg **r**3 func=slt

ALU, Control, Register File, ...

High Level Language

- C, Java, Python, Ruby, ...
- Loops, control flow, variables

Assembly Language

- No symbols (except labels)
- One operation per statement

Machine Language

- · Binary-encoded assembly
- · Labels become addresses

Machine Implementation

Instruction Usage


op=addi r0

binary

A basic processor

- fetches
- decodes
- executes

one instruction at a time



MIPS Design Principles

Simplicity favors regularity

• 32 bit instructions

Smaller is faster

• Small register file

Make the common case fast

• Include support for constants

Good design demands good compromises

• Support for different type of interpretations/classes

Instruction Types

Arithmetic

• add, subtract, shift left, shift right, multiply, divide

Memory

- load value from memory to a register
- store value to memory from a register

Control flow

- unconditional jumps
- conditional jumps (branches)
- jump and link (subroutine call)

Many other instructions are possible

- vector add/sub/mul/div, string operations
- manipulate coprocessor
- I/O

Instruction Set Architecture

The types of operations permissible in machine language define the ISA

- MIPS: load/store, arithmetic, control flow, ...
- VAX: load/store, arithmetic, control flow, strings, ...
- Cray: vector operations, ...

Two classes of ISAs

- Reduced Instruction Set Computers (RISC)
- Complex Instruction Set Computers (CISC)

We'll study the MIPS ISA in this course

Instruction Set Architecture

Instruction Set Architecture (ISA)

 Different CPU architecture specifies different set of instructions. Intel x86, IBM PowerPC, Sun Sparc, MIPS, etc.

MIPS (RISC)

- ≈ 200 instructions, 32 bits each, 3 formats
- all operands in registers
- ≈ 1 addressing mode: Mem[reg + imm]

x86: Complex Instruction Set Computer (CISC)

- > 1000 instructions, 1 to 15 bytes each
- operands in special registers, general purpose registers, memory, on stack, ...
 - can be 1, 2, 4, 8 bytes, signed or unsigned
- 10s of addressing modes
 - e.g. Mem[segment + reg + reg*scale + offset]

Instructions

Load/store architecture

- Data must be in registers to be operated on
- Keeps hardware simple

Emphasis on efficient implementation

Integer data types:

• byte: 8 bits

• half-words: 16 bits

• words: 32 bits

MIPS supports signed and unsigned data types

MIPS instruction formats All MIPS instructions are 32 bits long, has 3 formats shamt func rd ор rs rt R-type 6 bits 5 bits 5 bits 5 bits 6 bits immediate rt ор rs I-type 6 bits 16 bits 5 bits 5 bits immediate (target address) ор J-type 6 bits 26 bits

MIPS Design Principles

Simplicity favors regularity

• 32 bit instructions

Smaller is faster

• Small register file

Make the common case fast

• Include support for constants

Good design demands good compromises

• Support for different type of interpretations/classes of instructions

Only 5 bits means that 32 offset. But need larger offset. So we go to having a 3rd type of instruction.

Takeaway

A MIPS processor and ISA (instruction set architecture) is an example of a Reduced Instruction Set Computers (RISC) where simplicity is key, thus enabling us to build it!!

Next Goal
How are instructions executed?
What is the general datapath to execute an instruction?

Instruction Usage


op=addi r0


binary

A basic processor

- fetches
- decodes
- executes

one instruction at a time





Five Stages of MIPS datapath

Basic CPU execution loop

- 1. Instruction Fetch
- 2. Instruction Decode
- 3. Execution (ALU)
- 4. Memory Access
- 5. Register Writeback

Instruction types/format


Arithmetic/Register: addu \$s0, \$s2, \$s3
Arithmetic/Immediate: slti \$s0, \$s2, 4
Memory: lw \$s0, 20(\$s3)

Control/Jump: j 0xdeadbeef

Stages of datapath (1/5)

Stage 1: Instruction Fetch


- Fetch 32-bit instruction from memory
 - Instruction cache or memory
- Increment PC accordingly
 - +4, byte addressing
 - +N Prog. inst




Stages of datapath (2/5)

Stage 2: Instruction Decode

- Gather data from the instruction
- Read opcode to determine instruction type and field length
- Read in data from register file
 - E.g. for addu, read two registers
 - E.g. for addi, read one register
 - E.g. for jal, read no registers




Stages of datapath (2/5) All MIPS instructions are 32 bits long, has 3 formats shamt func rt rd ор rs R-type 6 bits 5 bits 5 bits 5 bits 5 bits 6 bits immediate rs rt ор I-type 6 bits 16 bits 5 bits 5 bits immediate (target address) ор J-type 6 bits 26 bits




Stages of datapath (3/5)

Stage 3: Execution (ALU)

- Useful work is done here (+, -, *, /), shift, logic operation, comparison (slt).
- Load/Store?
 - lw \$t2, 32(\$t3)
 - Compute the address of the memory







Stages of datapath (4/5)

Stage 4: Memory access

- Used by load and store instructions only
- Other instructions will skip this stage








Stages of datapath (5/5)

Stage 5:

- For instructions that need to write value to register
- Examples: arithmetic, logic, shift, etc., load
- Branches, jump??







Takeaway

The datapath for a MIPS processor has five stages:

- 1. Instruction Fetch
- 2. Instruction Decode
- 3. Execution (ALU)
- 4. Memory Access
- 5. Register Writeback

This five stage datapath is used to execute all MIPS instructions

Next Goal				
Specific datapaths for MIPS Instructions				

MIPS Instruction Types

Arithmetic/Logical

• R-type: result and two source registers, shift amount

• I-type: 16-bit immediate with sign/zero extension

Memory Access

• load/store between registers and memory

• word, half-word and byte operations

Control flow

• conditional branches: pc-relative addresses

• jumps: fixed offsets, register absolute

MIPS instruction formats All MIPS instructions are 32 bits long, has 3 formats shamt func rd ор rs rt R-type 6 bits 5 bits 5 bits 5 bits 6 bits immediate rt ор rs I-type 6 bits 16 bits 5 bits 5 bits immediate (target address) ор J-type 6 bits 26 bits

Arithmetic Instructions

0000001000001100010000000100110


op rs rt rd - func

R-Type

6 bits 5 bits 5 bits 5 bits 6 bits

	ор	func	mnemonic	description
	0x0	0x21	ADDU rd, rs, rt	R[rd] = R[rs] + R[rt]
	0x0	0x23	SUBU rd, rs, rt	R[rd] = R[rs] - R[rt]
	0x0	0x25	OR rd, rs, rt	$R[rd] = R[rs] \mid R[rt]$
\leq	0x0	0x26	XOR rd, rs, rt	$R[rd] = R[rs] \oplus R[rt]$
	0x0	0x27	NOR rd, rs rt	R[rd] = ~ (R[rs] R[rt])

ex: r4 = r8 \oplus r6 # XOR r4, r8, r6



Arithmetic Instructions: Shift

R-Type

0000000000001000100000110000000

op - rt rd shamt func 6 bits 5 bits 5 bits 5 bits 6 bits

ор	func	mnemonic	description
0x0	0x0	SLL rd, rt, shamt	$R[rd] = R[rt] \ll shamt$
0x0	0x2	SRL rd, rt, shamt	R[rd] = R[rt] >>> shamt (zero ext.)
0x0	0x3	SRA rd, rt, shamt	R[rd] = R[rt] >> shamt (sign ext.)

ex: r8 = r4 * 64 # SLL r8, r4, 6 r8 = r4 << 6

