Caches (Writing)

Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University

Administrivia

Lab3 due next Monday, April 9th

HW5 due next Monday, April 10th

Goals for Today

Cache Parameter Tradeoffs

Cache Conscious Programming

Writing to the Cache

Write-through vs Write back

Cache Design Tradeoffs

Cache Design

Need to determine parameters:

- Cache size
- Block size (aka line size)
- Number of ways of set-associativity (1, N, ∞)
- Eviction policy
- Number of levels of caching, parameters for each
- Separate I-cache from D-cache, or Unified cache
- Prefetching policies / instructions
- Write policy

A Real Example

> dmidecode -t cache

cache/index2/size:6144K

```
Cache Information
        Configuration: Enabled, Not Socketed, Level 1
        Operational Mode: Write Back
        Installed Size: 128 KB
        Error Correction Type: None
Cache Information
        Configuration: Enabled, Not Socketed, Level 2
        Operational Mode: Varies With Memory Address
        Installed Size: 6144 KB
        Error Correction Type: Single-bit ECC
> cd /sys/devices/system/cpu/cpu0; grep cache/*/*
cache/index0/level:1
cache/index0/type:Data
cache/index0/ways of associativity:8
cache/index0/number of sets:64
cache/index0/coherency_line_size:64
cache/index0/size:32K
cache/index1/level:1
cache/index1/type:Instruction
cache/index1/ways of associativity:8
cache/index1/number of sets:64
cache/index1/coherency line size:64
cache/index1/size:32K
cache/index2/level:2
cache/index2/type:Unified
cache/index2/shared cpu list:0-1
cache/index2/ways of associativity:24
cache/index2/number_of_sets:4096
cache/index2/coherency line size:64
```

Dual-core 3.16GHz Intel (purchased in 2011)

A Real Example

Dual 32K L1 Instruction caches

Dual-core 3.16GHz Intel (purchased in 2009)

- 8-way set associative
- 64 sets
- 64 byte line size

Dual 32K L1 Data caches

Same as above

Single 6M L2 Unified cache

- 24-way set associative (!!!)
- 4096 sets
- 64 byte line size

4GB Main memory

1TB Disk

Basic Cache Organization


Q: How to decide block size?

A: Try it and see

But: depends on cache size, workload, associativity, ...

Experimental approach!

Experimental Results



Tradeoffs

For a given total cache size,

larger block sizes mean....

- fewer lines
- so fewer tags (and smaller tags for associative caches)
- so less overhead
- and fewer cold misses (within-block "prefetching")

But also...


- fewer blocks available (for scattered accesses!)
- so more conflicts
- and larger miss penalty (time to fetch block)

Cache Conscious Programming

Cache Conscious Programming

```
// H = 12, W = 10
int A[H][W];

for(x=0; x < W; x++)
   for(y=0; y < H; y++)
    sum += A[y][x];</pre>
```



Every access is a cache miss!

(unless entire matrix can fit in cache)

Cache Conscious Programming

```
// H = 12, W = 10
int A[H][W];

for(y=0; y < H; y++)
   for(x=0; x < W; x++)
   sum += A[y][x];</pre>
```

Block size = $4 \rightarrow 75\%$ hit rate Block size = $8 \rightarrow 87.5\%$ hit rate Block size = $16 \rightarrow 93.75\%$ hit rate

3 13 12

And you can easily prefetch to warm the cache.

Writing with Caches


Eviction

Which cache line should be evicted from the cache to make room for a new line?

- Direct-mapped
 - no choice, must evict line selected by index
- Associative caches
 - random: select one of the lines at random
 - round-robin: similar to random
 - FIFO: replace oldest line
 - LRU: replace line that has not been used in the longest time

Cached Write Policies

Q: How to write data?



If data is already in the cache...

No-Write

writes invalidate the cache and go directly to memory

Write-Through

writes go to main memory and cache

Write-Back


- CPU writes only to cache
- cache writes to main memory later (when block is evicted)

What about Stores?

Where should you write the result of a store?

- If that memory location is in the cache?
 - Send it to the cache
 - Should we also send it to memory right away?
 (write-through policy)
 - Wait until we kick the block out (write-back policy)
- If it is not in the cache?
 - Allocate the line (put it in the cache)?(write allocate policy)
 - Write it directly to memory without allocation?
 (no write allocate policy)

Write Allocation Policies



If data is not in the cache...

Write-Allocate


allocate a cache line for new data (and maybe write-through)

No-Write-Allocate


ignore cache, just go to main memory

Handling Stores (Write-Through)


Using byte addresses in this example! Addr Bus = 5 bits




Write-Through (REF 1)




Write-Through (REF 1)




Write-Through (REF 2)




Write-Through (REF 2)




Write-Through (REF 3)




Write-Through (REF 3)




Write-Through (REF 4)




Write-Through (REF 4)




Write-Through (REF 5)




Write-Through (REF 5)




Write-Through (REF 6)




Write-Through (REF 6)



Write-Through (REF 7)



Write-Through (REF 7)



How Many Memory References?

Write-through performance

Each miss (read or write) reads a block from mem

• 4 misses → 8 mem reads


Each store writes an item to mem

• 4 mem writes


Evictions don't need to write to mem

no need for dirty bit

Write-Through (REF 8,9)



Write-Through (REF 8,9)



Write-Through vs. Write-Back


Can we also design the cache NOT to write all stores immediately to memory?

Keep the most current copy in cache, and update memory when that data is evicted (write-back policy)

Do we need to write-back all evicted lines?

No, only blocks that have been stored into (written)

Write-Back Meta-Data



V = 1 means the line has valid data

D = 1 means the bytes are newer than main memory

When allocating line:

Set V = 1, D = 0, fill in Tag and Data


When writing line:

• Set D = 1


When evicting line:

- If D = 0: just set V = 0
- If D = 1: write-back Data, then set D = 0, V = 0


Handling Stores (Write-Back) Using byte addresses in this example! Addr Bus = 4 bits




Write-Back (REF 1)




Write-Back (REF 1)




Write-Back (REF 2)




Write-Back (REF 2)




Write-Back (REF 3)




Write-Back (REF 3)




Write-Back (REF 4)




Write-Back (REF 4)




Write-Back (REF 5)




Write-Back (REF 5)




Write-Back (REF 5)




Write-Back (REF 6)




Write-Back (REF 6)



Write-Back (REF 7)



Write-Back (REF 7)



How Many Memory References?

Write-back performance

Each miss (read or write) reads a block from mem

• 4 misses → 8 mem reads

Some evictions write a block to mem

- 1 dirty eviction → 2 mem writes
- (+ 2 dirty evictions later \rightarrow +4 mem writes)

How many memory references?

Each miss reads a block


Two words in this cache

Each evicted dirty cache line writes a block


Total reads: six words

Total writes: 4/6 words (after final eviction)

Write-Back (REF 8,9)



Write-Back (REF 8,9)



How Many Memory References?

Write-back performance

Each miss (read or write) reads a block from mem

• 4 misses → 8 mem reads

Some evictions write a block to mem

- 1 dirty eviction → 2 mem writes
- (+ 2 dirty evictions later → +4 mem writes)

By comparison write-through was

- Reads: eight words
- Writes: 4/6/8 etc words
- Write-through or Write-back?

Write-through vs. Write-back

Write-through is slower

But cleaner (memory always consistent)

Write-back is faster

But complicated when multi cores sharing memory

Performance: An Example

Performance: Write-back versus Write-through

Assume: large associative cache, 16-byte lines

```
for (i=1; i<n; i++)
A[0] += A[i];
```

```
for (i=0; i<n; i++)
B[i] = A[i]
```

Performance Tradeoffs

Q: Hit time: write-through vs. write-back?

A: Write-through slower on writes.

Q: Miss penalty: write-through vs. write-back?

A: Write-back slower on evictions.

Write Buffering

Q: Writes to main memory are slow!

A: Use a write-back buffer

- A small queue holding dirty lines
- Add to end upon eviction
- Remove from front upon completion

Q: What does it help?

A: short bursts of writes (but not sustained writes)

A: fast eviction reduces miss penalty

Write-through vs. Write-back

Write-through is slower

But simpler (memory always consistent)

Write-back is almost always faster

- write-back buffer hides large eviction cost
- But what about multiple cores with separate caches but sharing memory?


Write-back requires a cache coherency protocol

- Inconsistent views of memory
- Need to "snoop" in each other's caches
- Extremely complex protocols, very hard to get right

Cache-coherency

Q: Multiple readers and writers?

A: Potentially inconsistent views of memory



Cache coherency protocol

- May need to snoop on other CPU's cache activity
- Invalidate cache line when other CPU writes
- Flush write-back caches before other CPU reads
- Or the reverse: Before writing/reading...
- Extremely complex protocols, very hard to get right

Summary

Caching assumptions

- small working set: 90/10 rule
- can predict future: spatial & temporal locality

Benefits

(big & fast) built from (big & slow) + (small & fast)

Tradeoffs:

associativity, line size, hit cost, miss penalty, hit rate

Summary Memory performance matters!

- often more than CPU performance
- ... because it is the bottleneck, and not improving much
- ... because most programs move a LOT of data

Design space is huge

- Gambling against program behavior
- Cuts across all layers:
 users → programs → os → hardware

Multi-core / Multi-Processor is complicated

- Inconsistent views of memory
- Extremely complex protocols, very hard to get right