Virtual Memory

Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University

P & H Chapter 5.4 (up to TLBs)

Goals for Today

Virtual Memory

- Address Translation
 - Pages, page tables, and memory mgmt unit
- Paging
- Role of Operating System
 - Context switches, working set, shared memory
- Performance
 - How slow is it
 - Making virtual memory fast
 - Translation lookaside buffer (TLB)
- Virtual Memory Meets Caching

Virtual Memory

Big Picture: Multiple Processes

How to Run multiple processes?

Time-multiplex a single CPU core (multi-tasking)

• Web browser, skype, office, ... all must co-exist

Many cores per processor (multi-core) or many processors (multi-processor)

• Multiple programs run *simultaneously*

Big Picture: (Virtual) Memory Memory: big & slow vs Caches: small & fast



Big Picture: (Virtual) Memory

Memory: big & slow vs Caches: small & fast



Processor & Memory CPU address/data bus...

- ... routed through caches
- ... to main memory
- Simple, fast, but...

Q: What happens for LW/SW to an invalid location?

- 0x00000000 (NULL)
- uninitialized pointer

A: Need a memory management unit (MMU)

Throw (and/or handle) an exception



Multiple Processes

Q: What happens when another program is executed concurrently on another processor?

•



Multiple Processes

Q: Can we relocate second program?





All problems in computer science can be solved by another level of indirection.

* map

- David Wheeler virtual Add - or, Butler Lampson (generated by CPU) - or, Leslie Lamport to a phys add - or, Steve Bellovin in mem

Virtual Memory

0,..., 2"

Virtual Memory: A Solution for All Problems

Each process has its own virtual address space

Programmer can code as if they own all of memory

On-the-fly at runtime, for each memory access

all access is *indirect* through a virtual address

translate fake virtual address to a real physical address

redirect load/store to the physical address

(N=32)

Address Space



Address Space

B

CPU

MMU

Programs load/store to virtual addresses

Actual memory uses physical addresses

Memory Management Unit (MMU)

CPU

MMU

R×1000

B

Virtua

alds

- Responsible for translating on the fly •
- Essentially, just a big array of integers: • paddr = PageTable[vaddr];

Ox1000

Virtual

Virtual Memory Advantages

Advantages

Easy relocation

- Loader puts code anywhere in physical memory
- Creates virtual mappings to give illusion of correct layout

Higher memory utilization

- Provide illusion of contiguous memory
- Use all physical memory, even physical address 0x0

Easy sharing

• Different mappings for different programs / cores

And more to come...

Address Translation Pages, Page Tables, and the Memory Management Unit (MMU)

Address Translation

732 =7 46B

ABillion word table Seach PT entry is 48ytg

32-14 = 18 lits

Attempt #1: How does MMU translate addresses?

PJ = 4GP

paddr = PageTable[vaddr];

Granularity?

- Per word...
- Per block...
- Variable.....

Typical:

- 4KB 16KB pages - 146,75
- 4MB 256MB jumbo pages

32-6, t addr 14-6, ts word w/n

Address Translation



Attempt #1: For any access to virtual address:

- Calculate virtual page number and page offset
- Lookup physical page number at PageTable[vpn]

Phys adde

Calculate physical address as ppn:offset

Simple PageTable



Simple PageTable



Invalid Pages



Page Size Example

Overhead for VM Attempt #1 (example)

Virtual address space (for each process): 220

- total memory: 2³² bytes = 4GB
- page size: 2¹² bytes = 4KB
- entries in PageTable?
- size of PageTable?

Physical address space:

- total memory: 2²⁹ bytes = 512MB
- overhead for 10 processes?

 $\overline{512} = 8 - 9 %$

each entry 154 byts 22 B=4 MB

10 Process

US LIMP

PF

Beyond Flat Page Tables Assume most of PageTable is empty

How to translate addresses? Multi-level PageTable



^{*} x86 does exactly this

Beyond Flat Page Tables Assume most of PageTable is empty

How to translate addresses? Multi-level PageTable

Q: Benefits?

- A: Don't need 4MB contiguous physical memory
- A: Don't need to allocate every PageTable, only those containing valid PTEs

Q: Drawbacks

A: Performance: Longer lookups

Page Permissions



Aliasing



Paging

Paging

Can we run process larger than physical memory?

The "virtual" in "virtual memory"

View memory as a "cache" for secondary storage

- Swap memory pages out to disk when not in use
- Page them back in when needed

Assumes Temporal/Spatial Locality

Pages used recently most likely to be used again soon

Paging



Cool Trick #4: Paging/Swapping Need more bits: Dirty, RecentlyUsed, ...



Summary

Virtual Memory

- Address Translation
 - Pages, page tables, and memory mgmt unit
- Paging
- Next time
- Role of Operating System
 - Context switches, working set, shared memory
- Performance
 - How slow is it
 - Making virtual memory fast
 - Translation lookaside buffer (TLB)
- Virtual Memory Meets Caching

Administrivia

Lab3 is due next Monday

- Extra Lab Help session:
- Saturday, April 7th, 12:00-2:30pm in CSUGLab

HW5 is due *next* Tuesday

- Download updated version. Use updated version.
- Online Survey available later this evening