
Caches

Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University

Big Picture: Memory

Memory: big & slow vs Caches: small & fast



Administrivia

Prelim2 today, Thursday, March 29th at 7:30pm

Location is Phillips 101 and prelim2 starts at 7:30pm

Project2 due next Monday, April 2nd

Goals for Today: caches

Examples of caches:

- Direct Mapped
- Fully Associative
- N-way set associative

Performance and comparison

- Hit ratio (conversly, miss ratio)
- Average memory access time (AMAT)
- Cache size

Cache Performance

Average Memory Access Time (AMAT)

Cache Performance (very simplified):

L1 (SRAM): 512 x 64 byte cache lines, direct mapped

Data cost: 3 cycle per word access

Lookup cost: 2 cycle

Mem (DRAM): 4GB

Data cost: 50 cycle per word, plus 3 cycle per consecutive word

Performance depends on:

Access time for hit, miss penalty, hit rate

Misses

Cache misses: classification

The line is being referenced for the first time

Cold (aka Compulsory) Miss

The line was in the cache, but has been evicted

Avoiding Misses


Q: How to avoid...

Cold Misses

- Unavoidable? The data was never in the cache...
- Prefetching!

Other Misses

- Buy more SRAM
- Use a more flexible cache design



Misses

Cache misses: classification

The line is being referenced for the first time

Cold (aka Compulsory) Miss

The line was in the cache, but has been evicted...

- ... because some other access with the same index
 - Conflict Miss
- ... because the cache is too small
 - i.e. the working set of program is larger than the cache
 - Capacity Miss

Avoiding Misses

Q: How to avoid...

Cold Misses

- Unavoidable? The data was never in the cache...
- Prefetching!

Capacity Misses

Buy more SRAM

Conflict Misses


Use a more flexible cache design

Three common designs


A given data block can be placed...

- ... in any cache line → Fully Associative
- ... in exactly one cache line → Direct Mapped
- ... in a small set of cache lines \rightarrow Set Associative


Comparison: Direct Mapped




Comparison: Direct Mapped




Comparison: Fully Associative




Comparison: Fully Associative



Comparison: 2 Way Set Assoc




Comparison: 2 Way Set Assoc



Cache Size

Direct Mapped Cache (Reading)



Direct Mapped Cache Size

Tag Index Offset

n bit index, m bit offset

Q: How big is cache (data only)?

Q: How much SRAM needed (data + overhead)?

Direct Mapped Cache Size

Tag Index Offset

n bit index, *m* bit offset

Q: How big is cache (data only)?

Q: How much SRAM needed (data + overhead)?

Cache of size 2ⁿ blocks

Block size of 2^m bytes


Tag field: 32 - (n + m)

Valid bit: 1

Bits in cache: 2ⁿ x (block size + tag size + valid bit size)

 $= 2^{n} (2^{m} \text{ bytes x 8 bits-per-byte} + (32-n-m) + 1)$

Fully Associative Cache (Reading)



Fully Associative Cache Size

Tag Offset

m bit offset , 2^n cache lines

Q: How big is cache (data only)?

Q: How much SRAM needed (data + overhead)?

Fully Associative Cache Size

Tag

Offset

m bit offset $, 2^n$ cache lines

Q: How big is cache (data only)?

Q: How much SRAM needed (data + overhead)?

Cache of size 2ⁿ blocks


Block size of 2^m bytes

Tag field: 32 – m

Valid bit: 1

Bits in cache: 2ⁿ x (block size + tag size + valid bit size)

 $= 2^{n} (2^{m} \text{ bytes x 8 bits-per-byte} + (32-m) + 1)$



... but large block size can still reduce hit rate vector add trace: 0, 100, 200, 1, 101, 201, 2, 202, ... Hit rate with four fully-associative 2-byte cache lines?

With two fully-associative 4-byte cache lines?

Misses

Cache misses: classification

Cold (aka Compulsory)

The line is being referenced for the first time

Capacity

- The line was evicted because the cache was too small
- i.e. the working set of program is larger than the cache

Conflict

 The line was evicted because of another access whose index conflicted

Cache Tradeoffs

+ Smaller Tag Size Larger	tive
	er –
+ Less SRAM Overhead More	re –
+ Less Controller Logic More	re –
+ Faster Speed Slower	er –
+ Less Price More	re –
+ Very Scalability Not Very	ry –
Lots # of conflict misses Zero	ro +
LowHit rateHigh	gh +

Pathological Cases?

– Common

Summary

Caching assumptions

- small working set: 90/10 rule
- can predict future: spatial & temporal locality

Benefits

big & fast memory built from (big & slow) + (small & fast)

Tradeoffs:

associativity, line size, hit cost, miss penalty, hit rate

- Fully Associative

 higher hit cost, higher hit rate
- Larger block size

 lower hit cost, higher miss penalty

Next up: other designs; writing to caches